## LIMITED WARRANTY

## I. CUSTOMER OBLIGATIONS

A. CUSTOMER assumes full responsibility that this computer hardware purchased (the "Equipment"), and any copies of software included with the Equipment or licensed separately (the "Software") meets the specifications, capacity, capabilities, versatility, and other requirements of CUSTOMER.
B. CUSTOMER assumes full responsibility for the condition and effectiveness of the operating environment in which the Equipment and Software are to function, and for its installation.
II. LIMITED WARranties and conditions of sale
A. For a period of ninety (90) calendar days from the date of the Radio Shack sales document received upon purchase of the Equipment. RADIO SHACK warrants to the original CUSTOMER that the Equipment and the medium upon which the Software is stored is free from manufacturing defects. This warranty is only applicable to purchases of Tandy Equipment by the original customer from Radio Shack company-owned computer centers, retail stores, and Radio Shack franchisees and dealers at their authorized locations. The warranty is void if the Equipment or Software has been subjected to improper or abnormal use. If a manufacturing defect is discovered during the stated warranty period, the defective Equipment must be returned to a Radio Shack Computer Center, a Radio Shack retail store, a participating Radio Shack franchisee or a participating Radio Shack dealer for repair, along with a copy of the sales document or lease agreement. The original CUSTOMER'S sole and exclusive remedy in the event of a defect is limited to the correction of the defect by repair, replacement, or refund of the purchase price, at RADIO SHACK'S election and sole expense. RADIO SHACK has no obligation to replace or repair expendable items.
B. RADIO SHACK makes no warranty as to the design, capability, capacity, or suitability for use of the Software, except as provided in this paragraph. Software is licensed on an "AS IS" basis, without warranty. The original CUSTOMER'S exclusive remedy, in the event of a Software manufacturing defect, is its repair or replacement within thirty (30) calendar days of the date of the Radio Shack sales document received upon license of the Software. The defective Software shall be returned to a Radio Shack Computer Center, a Radio Shack retail store, a participating Radio Shack franchisee or Radio Shack dealer along with the sales document.
C. Except as provided herein no employee, agent, franchisee, dealer or other person is authorized to give any warranties of any nature on behalf of RADIO SHACK.
D. EXCEPT as Provided herein, radio shack makes no express warranties, and any implied warranty of merchantability or fitness for a particular purpose is limited in its duration to the duration of the written limited warranties set forth HEREIN.
E. Some states do not allow limitations on how long an implied warranty lasts, so the above limitation(s) may not apply to CUSTOMER.
III. LIMITATION OF LIABILITY
A. EXCEPT AS PROVIDED HEREIN, RADIO SHACK Shall have NO LIABILITY OR RESPONSIBILITY TO CUSTOMER OR ANY OTHER PERSON OR ENTITY WITH RESPECT TO ANY LIABILITY, LOSS OR DAMAGE CAUSED OR ALLEGED TO BE CAUSED DIRECTLY OR INDIRECTLY BY "EQUIPMENT" OR "SOFTWARE" SOLD, LEASED, LICENSED OR FURNISHED BY RADIO SHACK, INCLUDING, BUT NOT LIMITED TO, ANY INTERRUPTION OF SERVICE, LOSS OF BUSINESS OR ANTICIPATORY PROFITS OR CONSEQUENTIAL DAMAGES RESULTING FROM THE USE OR OPERATION OF THE "EQUIPMENT" or "SOFTWARE." In no event Shall radio shack be liable for loss of profits, or any indirect, special, or consequential damages arising out of any breach of this warranty or in any manner arising out of or connected with the sale, lease, LICENSE, USE OR ANTICIPATED USE OF THE "EQUIPMENT" OR "SOFTWARE."
NOTWITHSTANDING THE ABOVE LIMITATIONS AND WARRANTIES, RADIO SHACK'S LIABILITY HEREUNDER FOR DAMAGES INCURRED BY CUSTOMER OR OTHERS SHALL NOT EXCEED THE AMOUNT PAID BY CUSTOMER FOR THE PARTICULAR "EQUIPMENT" OR "SOFTWARE" INVOLVED.
B. RADIO SHACK shall not be liable for any damages caused by delay in delivering or furnishing Equipment and/or Sottware.
C. No action arising out of any claimed breach of this Warranty or transactions under this Warranty may be brought more than two (2) years after the cause of action has accrued or more than four (4) years after the date of the Radio Shack sales document for the Equipment or Software, whichever first occurs.
D. Some states do not allow the limitation or exclusion of incidental or consequential damages, so the above limitation(s) or exclusion(s) may not apply to CUSTOMER.
IV. SOFTWARE LICENSE

RADIO SHACK grants to CUSTOMER a non-exclusive, paid-up license to use the TANDY Software on one computer, subject to the following provisions:
A. Except as otherwise provided in this Software License, applicable copyright laws shall apply to the Software.
B. Title to the medium on which the Software is recorded (cassette and/or diskette) or stored (ROM) is transferred to CUSTOMER, but not title to the Sottware.
C. CUSTOMER may use Software on a multiuser or network system only if either, the Software is expressly labeled to be for use on a multiuser or network system, or one copy of this software is purchased for each node or terminal on which Software is to be used simultaneously.
D. CUSTOMER shall not use, make, manufacture, or reproduce copies of Software except for use on one computer and as is specifically provided in this Software License. Customer is expressly prohibited from disassembling the Software.
E. CUSTOMER is permitted to make additional copies of the Software only for backup or archival purposes or if additional copies are required in the operation of one computer with the Software, but only to the extent the Software allows a backup copy to be made. However, for TRSDOS Software, CUSTOMER is permitted to make a limited number of additional copies for CUSTOMER'S own use.
F. CUSTOMER may resell or distribute unmodified copies of the Software provided CUSTOMER has purchased one copy of the Software for each one sold or distributed. The provisions of this Software License shall also be applicable to third parties receiving copies of the Software from CUSTOMER.
G. All copyright notices shall be retained on all copies of the Software.

## V. APPLICABILITY OF WARRANTY

A. The terms and conditions of this Warranty are applicable as between RADIO SHACK and CUSTOMER to either a sale of the Equipment and/or Software License to CUSTOMER or to a transaction whereby Radio Shack sells or conveys such Equipment to a third party for lease to CUSTOMER.
B. The limitations of liability and Warranty provisions herein shall inure to the benefit of RADIO SHACK, the author, owner and or licensor of the Software and any manufacturer of the Equipment sold by Radio Shack.
VI. State law rights

The warranties granted herein give the original CUSTOMER specific legal rights, and the original CUSTOMER may have other rights which vary from state to state.

## Debug/Assembler

# Model 100 Debug/Assembler Software: <br> Copyright 1984, Microsoft. <br> All Rights Reserved. <br> Licensed to Tandy Corporation. 

Model 100 Debug/Assembler Manual:
Copyright 1984, Tandy Corporation.
All Rights Reserved.

Reference section G/8085 Instruction Set and Reference section H/8085 Hardware Characteristics are reprinted by permission of Intel Corporation, Copyright 1984.

Reproduction or use without express written permission from Tandy Corporation, of any portion of this manual is prohibited. While reasonable efforts have been taken in the preparation of this manual to assure its accuracy, Tandy Corporation assumes no liability resulting from any errors or omissions in this manual, or from the use of the information contained herein.

## Contents

Part I/ Getting Started ..... 3
Chapter 1/Loading the Model 100 Debug/Assembler ..... 4
Chapter 2/ Running a Sample Program ..... 7
Chapter 3/ Overview ..... 11
Part II/ Commands ..... 17
Chapter 4/ Examining Memory (ZBUG Commands - Part I) ..... 18
Chapter 5/ Assembling the Program (Assembler Commands) ..... 25
Chapter 6/ Debugging the Program (ZBUG Commands - Part II) ..... 31
Chapter 7/ Using the ZBUG Calculator (ZBUG Commands - Part III) ..... 40
Part III/ Assembly Language ..... 49
Chapter 8 / Writing the Program ..... 50
Chapter 9/ Using Pseudo Ops ..... 58
Part IV/ ROM Routines ..... 63
Chapter 10/ Using the Keyboard and Video Display (ROM Routines) ..... 64
Part V/ Reference ..... 67
A/ Assembler Commands and Switches ..... 68
B/ ZBUG Commands ..... 69
C/ ZBUG/Assembler Error Messages ..... 74
D/ Assembler Pseudo Ops ..... 77
E/ ROM Subroutines ..... 79
F/ ASCII Codes ..... 95
G/ 8085 Instruction Set ..... 103
H/ 8085 Hardware Characteristics ..... 141
Index ..... 143

## To Our Customers .

The heart of the Model 100 is an 8085 "processor." It controls all parts of the Model 100.

The processor understands only 0s and ls, a code not at all intelligible to the human mind. This code is called "8085 machine code."

When you run a BASIC program, a system calls the "BASIC Interpreter" and translates each statement, one at a time, into 8085 machine code. This is an easy, but inefficient, way to program.

The Model 100 Debug/Assembler lets you program using an intelligible representation of 8085 machine code, called "assembly language," that talks directly to the processor. You then assemble the entire program into 8085 machine code before running it.

Programming with the Model 100 Debug/Assembler gives you these benefits:

- You have direct and complete control of the Model 100.
- You can use its many features-such as the assembler, disassembler, and breakpoint debugger-for memory location modification.
- Your program executes faster. This is because it is already translated into 8085 machine code when you run it.

Note: The page numbers referenced in the appendices refer to the Intel publication, The MSC ${ }^{\circledR}$-80/85 Fomily User's Manual.

## To Use the Model 100 Debug/Assembler You Need...

A Model 100 Portable Computer with 32K of RAM, a cassette recorder, and the Model 100 Debug/Assembler program cassette tape.

This manual uses these terms and notations:
(KEY) A key you must press.

Italics A value you must supply.
filename A Model 100 file specification.
CAS:filename.ext
filename has 1-6 characters.
extension has 1-3 characters. If you omit the extension, the Model 100 Debug/Assembler uses .DO.

CAS: saves the file to cassette.
H A hexadecimal (Base 16) number. For example, 0FH represents hexadecimal 0F, which is equal to 15 in decimal (Base 10) notation. Hexadecimal numbers should always begin with a numeral so that the Model 100 Debug/ Assembler can distinguish between the number and its corresponding register name. Use a leading 0 with hexadecimal numbers beginning with an $A, B, C, D, E$, or $F$.

## PART I/ GETTING STARTED

This section gets you started with the Model 100 Debug/Assembler and explains some concepts you need to know.

## CHAPTER 1/ LOADING THE MODEL 100 DEBUG/ASSEMBLER

This chapter shows how to load the Model 100 Debug/Assembler from cassette tape into your Model 100 memory and save it to RAM.

## Load the Model 100 Debug/Assembler From Cassette

Be sure your Model 100 is turned on and the cassette recorder properly connected. Insert the Model 100 Debug/Assembler cassette tape into the recorder and press the Play button.

Next, position the cursor over BASIC and press (ENTER). At BASIC's OK prompt, type (in either uppercase or lowercase letters):

## SOUND DFF (ENTER

Note: Always be sure to turn off the Model 100's sound whenever you use the cassette recorder.

When the OK prompt appears, type:

> CLEAR 0,49151 (ENTER)

Another OK prompt appears. Now type:
CLDADM ENTER
This procedure turns the sound off before loading the program, clears memory for the program, and then loads the program from the cassette.

Note: The Model 100 Debug/Assembler program is stored with the filename ZBGASM. The programdebugging portion of the Debug/Assembler is called ZBUG.

The computer shows that it has located the ZBGASM progrom by displaying:

$$
\begin{aligned}
& \text { Found: ZBGASM } \\
& \text { Top: } 54272 \\
& \text { End: } 62475 \\
& \text { Exe: } 54275
\end{aligned}
$$

The OK prompt signals that the Model 100 Debug/Assembler is in memory.

At this point you can either execute the program or save the program to RAM for future use.

To execute the program, type:

## CALL 54272 ENTER

The screen shows the startup message and the ZBUG prompt:

M100 ZBGASM/01.xx.xx
Copr. 1984 Microsoft
\#

To save the program to RAM, type:
SAVEM "ZBGASM",54272,62475,54272 (ENTER
Now press ( $\mathbf{F} \mathbf{8}$ ) to return to the main menu. The file ZBGASM.CO has been added. To execute the Model 100 Debug/Assembler, position the cursor over ZBGASM.CO and press ENTER). The screen shows the startup message and the ZBUG prompt.

Note: the Model 100 Debug/Assembler occupies approximately 8.5 K bytes of RAM. If you have other programs or files in memory, you may not be able to save ZBGASM. In this case, either load the Model 100 Debug/Assembler each time you wish to use it or delete some of your other files.

## CHAPTER 2/ RUNNING A SAMPLE PROGRAM

This "sample session" gets you started writing programs and shows how to use the Model 100 Debug/Assembler. The next chapters explain why the program works the way it does.

## 1. Start TEXT

Use the TEXT program to enter your assembly language programs. At the main menu, position the cursor over TEXT and press ENTED.

TEXT prompts:
File to edit?

Type SAMPLE for this sample session.
TEXT then shows a blank screen with a flashing cursor at the top left corner of the screen.

## 2. Type the Source Program

Begin your assembly language program by typing:

> TAB ORG TAB OCCDOH ENTER

The (TAB key tabs to the next column. (ENTER inserts the line into TEXT. The H means that the address CCOO is a hexadecimal number.

If you make a mistake, use the arrow keys to position the cursor at the mistake and type the correction. Use the (DEL) key if necessary. TEXT is described fully in your owner's manual, and a summary of Text Editor commands is in your Model 100 Quick Reference Guide.

Insert the entire assembly language program listed below.

|  | ORG | $\triangle \mathrm{CCOOH}$ |
| :---: | :---: | :---: |
| HOME: SCREEN: | CALL | 422DH |
|  | MVI | A, ØFFH |
|  | CALL | 4B44H |
| ROW: | LDA | 0 F 639 H |
|  | CPI | 8H |
|  | JNZ | SCREEN |
| COL: | LDA | 9F63AH |
|  | CPI | 28H |
|  | JNZ | SCREEN |
| WAIT: | CALL | 12 CBH |
| EXIT: | CALL | 5797H |
|  | END | HOME |

If you make a mistake, use TEXT's edit commands to correct it.

The program you have inserted is an assembly language "source" program, which we explain in the next chapter.

Press (F8) to exit TEXT. Your assembly language source program is automatically saved in RAM with the extension .DO.

## 3. Assemble the Source Program in Memory

If you saved ZBGASM as a RAM file, position the cursor over ZBGASM.CO and press ENTER. This starts the the Model 100 Debug/Assembler program. At the \# prompt, type:

## ASM SAMPLE.DO SAMPLE /WE ENTER

This loads the assembler program. The assembler then assembles your source program into 8085 machine code at the memory area just above ZBGASM. To let you know what it has done, it prints this listing:


If the assembler does not print this entire listing but stops and shows an error message instead, you have an error in the source program. Repeat Steps 1 and 2.

When the assembly is complete, a new file is created called SAMPLE.CO. This file is the "object code" of your assembly language program.

The assembler commands are explained in Chapter 5, "Assembling the Program."

## 4. Run the Assembled Program

To run the assembled program, you need to be at the main menu. If you are at the \# prompt, press (F8) to return to the menu.

Position the cursor over SAMPLE.CO and press ENTER). The SAMPLE program executes, filling the entire screen with a checkerboard of graphics characters.

Press SPACEBAR to exit the program and return to the main menu.

## 5. Debug the Program (if necessary)

ZBUG lets you look at memory. Load the Model 100 Debug/ Assembler again.

ZBGASM loads its ZBUG program and displays ZBUG's \# prompt. You can now examine any memory address. Type:

## 0CC00H/

and ZBUG shows you what is in memory at this address. Press ( ) a few times to look at more memory addresses. When you finish, press (ENTER).

In Chapter 8, we show you how to use ZBUG to examine and test your program. To exit the Model 100 Debug/Assembler, press (F8).

## CHAPTER 3/ OVERVIEW

The Model 100's 8085 processor understands only instructions written in 8085 machine code: $\alpha$ code of $0 s$ and ls containing "opcodes" and data. "Opcodes" are instructions that tell the processor to manipulate data in some way.

For example, the machine-code instruction "00111110 11111111" contains:

- The opcode "00111110" (decimal 62 or hexadecimal 3E)
- The data "lllll111" (decimal 255 or hexadecimal FF)

This instruction tells the processor to move the value 11111111 into Register A.

ZBGASM looks for 3 fields in your instructions: label, command, and operand. For example, in this instruction:

HOME: CALL 422DH
HOME is the label ( $\alpha$ colon delimiter must follow the label); CALL is the command; and 422DH is the operand.

In the label field, the Model 100 Debug/Assembler looks for:

- Symbols (symbolic names)

In the command field, it looks for:

- Mnemonics
- Pseudo Ops

In the operand field, it looks for:

- Symbols
- Operators
- Data


## Symbols

A symbol is similar to a variable. It can represent $\alpha$ value or a location. HOME (in the sample session) is a symbol that represents the location of the instruction CALL 422DH. Operands can also be symbols. For example, in the instruction JNZ SCREEN, SCREEN is a symbol that represents the location of MVI A,0FFH.

## Mnemonics

A mnemonic is a symbolic representation of an opcode. It is a command to the processor. "MVI" is a mnemonic. In the instruction MVI $\mathrm{A}, 0 \mathrm{FFH}$, MVI is the mnemonic for the opcode 00111110 , which moves the data 0FFH (255) into Register A.

Mnemonics are specific to a particular processor. For example, if a computer uses a $\mathrm{Z80}$ processor, it would understand only Z 80 mnemonics, and not 8085 mnemonics.

## Pseudo Ops

A pseudo op is a command to the assembler. END (in the sample session) is a pseudo op. It tells the assembler to quit assembling the program.

## Data

Data is numbers or characters. Many mnemonics and pseudo ops call for data. Unless you use an operator (described next), the assembler interprets your data as a decimal (Base 10) number.

## Operators

An operator tells the assembler to perform $\alpha$ certain operation on the data. In the value 422 DH the " H " is an operator. It tells the assembler that 422D is a hexadecimal (Base 16) number, rather than a decimal (Base 10) number.

The more commonly used operators are arithmetic and relational. Addition (+) and equation (=) are examples of these operators.

Pseudo ops, symbols, operators, and addressing-mode characters vary from one assembler to another. Section III explains them in detail.

## Sample Program

This is how each line in the sample program works:

$$
\text { ORG } \quad \square C C D O H
$$

ORG is a pseudo op for "originate." It tells the assembler to begin loading the program at Location CC00H (Hexadecimal CC00). This means that when you load and run the program from the Model 100 main menu the program starts at Memory Address CC00H.
HOME: CALL 422DH

HOME is a symbol. It equals the location where the CALL 422 DH instruction is stored.

CALL is a mnemonic that executes a subroutine. In this case, the routine being "called" is the Model 100 ROM routine to move the cursor to Row l, Column 1 (home the cursor). The Model 100 ROM routines are listed in Reference Section F.
SCREEN: MVI A, QFFH

SCREEN is a symbol. It equals the location where MVI A. 0 FFH is stored.

MVI is a mnemonic for "move immediate." It loads Register A with FFH, which is the hexadecimal ASCII code for a graphics character. Notice that the value FFH is preceded by a zero. All values that begin with a letter (A, B, C, D, E, F) must be preceded by a zero. The ASCII characters are listed in Reference Section $G$.

CALL 4B44H
This instruction calls the Model 100 ROM routine to display a character at the current cursor position.

$$
\text { ROW: LDA } \quad \text { F639H }
$$

LDA is a mnemonic for "load Register A." It loads Register A with the hexadecimal address F639. This address contains the current row position of the cursor.

$$
C P I \quad 8 H
$$

CPI is the mnemonic for "compare immediate." It compares the value 8 H to the contents of Register A . The maximum number of rows is 8 .

JNZ SCREEN
JNZ is a mnemonic for "jump on not zero." If Register A does not equal 8 H , the Z flag is not set, and the program jumps to the line labeled SCREEN. If Register A does equal 8H, the Z flag is set, and the program continues with the next line.

$$
\text { CDL: LDA } \quad \text { F63AH }
$$

This time, Register $\AA$ is loaded with the current column position of the cursor (stored at address F63AH). COL: is the label.

$$
\text { CPI } \quad 28 \mathrm{H}
$$

The contents of Register A are compared to 28 H ( 40 decimal). This is the maximum number of characters per line.
JNZ SCREEN

If Register A does not equal 28 H , the Z flag is not set, and the program jumps to the line labeled SCREEN. If Register A does equal 28 H , the Z flag is set, and the program continues with the next line.

$$
\text { WAIT: CALL } 12 \mathrm{CBH}
$$

This line calls the ROM routine that "waits" until $\alpha$ character is input from the keyboard.

$$
\text { EXIT: CALL } 5797 \mathrm{H}
$$

After $\alpha$ key on the keyboard is pressed, the program exits by calling the ROM routine that displays the main menu.
END HOME

END is a pseudo op that tells the assembler to quit assembling the program. It also tells the assembler to store the beginning address of the program (the value of HOME).

## PART II/ COMMANDS

This section shows how to use the Model 100 Debug/Assembler commands. Knowing these commands will help you edit and test your program.

## CHAPTER 4/ EXAMINING MEMORY (ZBUG Commands - Part I)

To use the Model 100 Debug/Assembler, you must understand the Model 100's memory. You need to know about memory to write the program, assemble it, debug it, and execute it.

In this chapter, we explore memory and see some of the many ways to get information. To do this, we use ZBUG.

If you are not "in" ZBUG, with the ZBUG prompt (\#) displayed, you need to get in it now.

Enter BASIC and load the Model 100 Debug/Assembler, then execute the program by typing :

## CALL 54272 (ENTER)

The screen shows the ZBUG prompt (\#) which means you are in ZBUG and can enter a command. You must enter all ZBUG commands at this level. You can return to the command level at any time by pressing (ENTER).

## Examining a Memory Location

The 8085 can address 65,535 one-byte memory addresses, numbered 0-65535 (0000H-0FFFFH).

Note: Although the processor may address 65,535 addresses, the bottom 32,768 (7FFFH) are Read-Only-Memory (ROM) addresses and may not be changed.

We'll examine ROM Address 0H. At the \# prompt, type:

## B ENTER

to get into the "byte mode." Then type:
OH/
and the screen shows the contents of Address 0 . To see the contents of the next bytes, press (D. Use ( 1 ) to scroll to the preceding addresses.

Continue pressing (D) or (4). Notice that as you use the (4) the screen continues to scroll down. The smaller addresses are on the lower part of the screen.

All the numbers you see are hexadecimal (Base 16). You see not only the 10 numeric digits, but also the 6 alphabetic characters needed for Base 16 (A-F). Unless you specify another base (which we do in Chapter 6), ZBUG assumes you want to see Base 16 numbers.

Notice that a zero precedes all hexadecimal numbers that begin with an alphabetic character. This is to avoid any confusion between hexadecimal numbers and registers.

## Examination Modes

To help you interpret the contents of memory, ZBUG lets you examine it in four ways:
Examination Mode Command

Byte
Word
ASCII
Mnemonic

B ENTER
W ENTEA)
A (ENTER)
M ENTER

## Byte Mode

Until now, you've been using the byte mode to examine memory. Typing $B$ ENTER at the \# prompt put you into this mode.

The byte mode displays every byte of memory as a number, whether it is part of a machine-language program or data.

In byte mode, $\Phi$ increments the address by 1 . $( \pm$ decrements the address by $l$.

## Word Mode

Type (ENTER) to get back to the \# prompt. To enter the word mode, type:

## W ENTER

Look at the same memory address again. Press the $\square$ key a few times. In this mode, the $\Phi$ increments the address by 2. The numbers contained in each address are the same, but you see them 2 bytes or 1 word at a time.

Press the $\Phi$ a few times. The $\Phi$ always decrements the address by 1 , regardless of the examination mode.

## ASCII Mode

Return to the command level. To enter the ASCII mode, type:

## A ENTER

ZBUG now assumes the content of each memory address is an ASCII code. If the "code" is between 21H and 7FH, ZBUG displays the character it represents. Otherwise, it leaves the line following the address blank.

In the ASCII mode, $\Phi$ increments the address by 1 .

## Mnemonic Mode

This is the default mode. Unless you specify some other mode, you are in the default mode.

Return to the \# prompt. To enter the mnemonic mode from another mode, type:

## $M$ ENTER

Look at the lowest ROM addresses. Type:

> OH /
and, then press a few times. In the mnemonic mode, ZBUG assumes you're examining an assembly language program. The $\square$ increments memory one to 5 bytes at a time (depending on the length of the instruction) by "disassembling" the numbers into the mnemonics they represent.

In our example, the first command--JMP 7D33-is a 3-byte instruction. Go into byte mode and list 3 bytes. The first byte (C3) is the opcode for the mnemonic JMP. The second byte (33) is the least significant byte of the address, and the third byte (7D) is the most significant byte of the address.

Note: In any instruction, the first byte always contains the opcode. In 3-byte instructions, the address is stored in the second and third bytes with the least significant byte of the address in the second byte and the most significant byte of the address in the third byte.

Begin the disassembly at a different byte. Press (ENTER and then examine Address l. Type:

Even though you now see a different disassembly, the contents of memory have not actually changed. ZBUG is merely interpreting them differently.

For example, assume 1 contains a 33. This is really the low address byte of the JMP instruction. But when you begin disassembly at this location, ZBUG reads the first byte as an opcode. So 33 is interpreted as an INX SP instruction - and not as part of the address.

To see the program correctly, you must be sure you are beginning at the correct byte.

Sometimes, several bytes contain the symbol "??". This means ZBUG can't figure out which instruction is in that byte and is possibly disassembling from the wrong point. The only way to know you're on the right byte is to know where the program starts.

## Changing Memory

As you look at individual memory addresses, notice that the cursor remains to the right of the contents of each address. This lets you change the contents of that address. After typing the new contents, press (ENTER) or ( $D$; the change is made. To make no changes, press ENTER or (D.

To show how to change memory, we'll open an address in memory above ROM and the HIMEM area. Get into the byte mode and open Address C000 by typing:

B (ENTER)
OCDODH/

Notice that the cursor is to the right of the address. To put a 1 in that address, type:

## 1 ENTER

If you want to change the contents of more than 1 address, type:

## 0C001H/

Then type:
のDD (D
This changes the contents to DD and lets you change the next address. (Press ( $\mathbb{D}$ to verify that the change has been made.)

The size of the changes you can make depends on the examination mode. In the byte mode, you can change only l byte at a time and can type 1 or 2 digits.

In the word mode, you can change $l$ word at a time. Any l-, 2 -, 3-, or 4 -digit number you type becomes the new value of the word.

If you type a hexadecimal number that is also the name of an 8085 register (A,B,C,D,E,H,L,SP,PC), ZBUG assumes it's a register and gives you an "EXPression ERROR." To avoid this confusion, include a leading zero ( $0 \mathrm{~A}, 0 \mathrm{~B}$, etc.) whenever you enter hexadecimal num oric data that begins with a letter.

To change memory in the ASCII mode, use an apostrophe before the new letter. For example, here's how to write the letter C in memory at Address C000. To get into the ASCII examination mode, type:

## A ENTER

To open Address C000,type:
$0 \mathrm{COOOH} /$
To change its contents to $\alpha$ C, type:
' C (D)
Press (4) to confirm that the address contains the letter $C$.
If you are in mnemonic mode, you must change 1 to 5 bytes of memory depending on the length of the opcode. Changing memory is complex in mnemonic mode because you must type the opcodes rather than the mnemonic.

For example, get into the mnemonic mode and open Address C000. Type:

## $M$ ENTER

0C000H/
To change the instruction at this address to an ADD IMMEDIATE instruction, type:

## C6 ENTER

Now Address 0 C 000 H contains the opcode for the ADI mnemonic. Open location $\triangle \mathrm{COO1H}$ :

## 00001/

and insert 06 , the operand:

## 06 ENTER

Examine Address 0 C 000 H again, and you see it contains an ADI 6 instruction.

## CHAPTER 5/ ASSEMBLING THE PROGRAM (Assembler Commands)

To load the assembler program and assemble the source program into 8085 machine code, the Model 100 Debug/Assembler has an "assembly command." Depending on how you enter the command, the assembler:

- Shows an "assembly listing," which gives information on how the assembler is assembling the program.
- Stores the assembled program in a RAM file.
- Stores the assembled program on tape.

This chapter shows the different ways you can control the assembly listing and the in-memory assembly. Knowing this will help you debug a program.

## The Assembly Command

The command to assemble your source program into 8085 machine code is:

Assembling in a RAM file:

ASM <source filename> <object filename> /SWI/SW2/..SWn
SW1, SW2, etc. are switches.
Note: If you omit the object filename, the object code is written to memory and not saved as a RAM file.

## Assembling on tape:

ASM <source filename> CAS:<object filename> /SWl/...SWn

The assembled program is stored on tape under the same name as source filename if you do not use an object filename. Since source files must be RAM files created by the Text Editor (TEXT), they always carry the .DO extension.

The switch options are as follows:
/LP Assembly listing on the line printer
/MR Multiple record object code file
/NL No listing
/NO No object code
/NS No symbol table
/WE Wait on assembly errors
You may use any combination of the switch options. Be sure to include a blank space before the first switch.

Examples:
ASM TEST.DD /WE
assembles the source program in memory and stops at each error (/WE).
ASM TEST.DO CAS:SAMPLE /LP
assembles the source program and saves it on tape as SAMPLE. The listing is printed on the printer (/LP). Note that there must be a space between the filename and the /switch.
ASM TEST.DD CAS:
assembles the source program and saves it on tape as TEST.

## ASM TEST.DO CAS: /MR

assembles TEST.DO on cassette as a multiple record object code file. Normally, the Model 100 Debug/Assembler uses the same record format as BASIC's CSAVEM command to generate single record object code files on cassette.

Saving programs on cassette as single record files, however, has 2 drawbacks. First, since all data must be buffered before it can be written to cassette, buffer requirements may cause you to run out of memory. Second, the single record format doesn't let you generate non-contiguous object code. The /MR multiple record switch lets you overcome both of these restrictions.

Note: The multiple record feature applies only to cassette object files and not to RAM object files. Setting the/MR switch with an object file directed to RAM results in a DEVice Error.

You must load multiple record object files from the Debug/ Assembler command level with the L load command. Trying to load a multiple record object file with the CLOADM command results in an OM (Out of Memory) Error.

## Controlling the Assembly Listing

The assembler normally displays an assembly listing similar to that on page 13. You can alter this listing with one of these switches:
/NS No symbol table in the listing
/NL No listing
/LP Listing printed on the printer

For example:
ASM TEST.DO /NS
assembles TEST.DO and shows a listing without the symbol table.
ASM SAMPLE.DO /LP
assembles SAMPLE.DO and prints the listing on the line printer.

Note: If the Model 100 Debug/Assembler displays an error message during a lengthy assembly listing, you may stop the listing by pressing SHIFT (BREAK). This command also terminates the assembly.

## Memory Allocation

ZBGASM uses approximately 8.5 K of memory starting at 54272 (D400 Hex) and requires additional memory for the symbol table and object code buffer. The memory map (Figure l) shows the Model 100 memory allocation after the Model 100 Debug/Assembler is loaded.

Available memory is defined as the memory beginning at Himem +1 and extending up to the start of the symbol table. Memory outside this range is considered "restricted." Any operation that results in a modification of restricted memory causes an

MRM?
warning message. This message alerts you that your operation modifies restricted memory and asks for confirmation to continue. A " Y " response to the MRM? message allows the change (if the modfication is not in ROM); a CTRDY response allows the change and cancels further MRM? warnings (if the modification is not in ROM). Any other responses terminate the operation.

MEMORY MAP


FIGURE 1

Warning: Exercise extreme care when modifying restricted memory. Know exactly what you are modifying and the consequences of the modification. Some changes in restricted memory can result in the loss of all your RAM files.

As shown in the memory map, the symbol table is built down from the start of ZBGASM. The lower portion of available memory (beginning at Himem +1 and extending to the start of the symbol table) is used for the object code generated by in-memory assemblies and for buffering the object code to be written to a cassette file. Insufficient available memory for the above operations results in an OM (Out of Memory) Error.

You can control the amount of available memory allocated to ZBGASM by using the CLEAR statement to set the BASIC HIMEM parameter. (See your Model 100 owner's manual for details on this procedure.)

The lower the address you assign to Himem, the more available memory you allocate to ZBGASM. Lower Himem addresses, however, decrease the space ovailable for RAM files, and may cause you to overwrite or limit RAM files.

## Hints On Assembly

- Use a symbolic name to label the beginning of your program.
- The /WE switch is an excellent debugging tool. Use it to detect assembly errors before debugging the program.
- To examine the symbol table or any other location after an assembly, use ZBUG.


## CHAPTER 6/ DEBUGGING THE PROGRAM (ZBUG Commands - Part II)

ZBUG has some powerful tools for a trial run of your assembled program. You can use them to look at each register, every flag, and every memory address during every step of running the program.

Before reading any further, you might want to review the ZBUG commands you learned in Chapter 4. We use these commands here.

## Preparing the Program for ZBUG

In this chapter, we use the sample program from Chapter 2 to show how to test a program.

First, load and then enter ZBUG.
Next، assemble SAMPLE.DO into ZBGASM.
When the \# prompt appears, you're ready to test the sample program with ZBUG.

## Display Modes

In Chapter 4, we discussed 4 examination modes. ZBUG also has 3 display modes.

We'll examine each of these display modes from the mnemonic examination mode. If you're not in this mode, type $M$ (ENTEA) to get into it.

## Numeric Mode

## Type:

## $N$ ENTER

and examine the memory addresses that contain your program: CC00H-CC13H.

In the numeric mode, you do not see any of the symbols (labels) in your program (SCREEN, ROW, WAIT, EXIT, etc.). All you see are numbers. For example, Address CC0DH shows the instruction JNZ ØCC03 rather than JNZ SCREEN.

## Symbolic Mode

From the command level, type:

## 5 (ENTER)

and examine your program again. ZBUG displays your entire program in terms of its symbols (SCREEN, WAIT, ROW, CALL, WAIT, etc.). Examine the memory address containing the JNZ SCREEN instruction by typing the memory address of the previous instruction:

## 0CC0BH/

Now press (D. In the symbolic mode, the screen shows your program's memory addresses and instructions as symbols (labels):
ROW+5/ JNZ SCREEN

## Half-Symbolic Mode

At the \# prompt, type:

## H (ENTER)

and examine the program. Now all the memory addresses (on the left) are shown as symbols, but the operands (on the right) are shown as numbers.

## Using Symbols to Examine Memory

Since ZBUG understands symbols, you can use them in your commands. For example, with ZBUG, both of the following commands open the same memory address regardless of the display mode:

HOME /
or
0CCOOH/
Both these commands get ZBUG to display your entire program:

```
T HOME EXIT
T CCOD CC1B
```

Note: ZBUG usually directs console output to the LCD screen. Use the $K$ (console change) command to redirect a listing (or any other output) to your printer or communications port. (See Reference Section B for details on using the K command.)

You can run your program from ZBUG using the $G$ (Go) command followed by the program's start address.

Type either of the following:


The program executes, filling all of your screen with a pattern of graphics characters. If you don't get this pattern, the program probably has a "bug." The rest of the chapter discusses program bugs.

## Setting Breakpoints

If your program doesn't work properly, you might find it easier to debug it if you break it up into small units and run each unit separately. The X command sets breakpoints at which ZBUG pauses during the execution of a program. From the command level, type:
$x$
followed by the address where you want execution to break.
We'll set a breakpoint at the first address that contains the symbol SCREEN: C003H.

Type either of the following:
XSCREEN (ENTER)
XCCD3 ENTER

Now type GHOME (ENTER to execute the program. Each time execution breaks, type:

## C ENTER

to continue. A graphics character appears on the screen each time ZBUG executes the SCREEN loop. The line:

## Ø BRK @ SCREEN

follows the graphics character to tell you that Breakpoint $\emptyset$ is set at the SCREEN address. You may set up to 8 breakpoints numbered from 0-7 in a program.

## Type:

## D ENTEA

to display all the breakpoints you have set.
Type:

## C10 (ENTER)

ZBUG continues until the tenth time it encounters that breakpoint, and then halts execution. Type:

Y ENTER
This is the command to "yank" (delete) all breakpoints. You can also delete a specific breakpoint. For example:

## $Y \emptyset$ ENTER

deletes the first breakpoint (Breakpoint Ø).

You may not set a breakpoint in a ROM routine. Also, if you set $\alpha$ breakpoint at the point where you call a ROM routine, the C command returns a CONtinuation Error and doesn't let you continue the program.

## Examining Registers and Flags

Assemble SAMPLE.DO, and type:

## $R$ ENTER

What you see are the contents of every register before the program is executed. (See Chapter 8 for a definition of all the 8085 registers and flags.)

Your display should look something like this:

| PC | SP | BC | DE | HL | A | F |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0000 | F 569 | 0000 | 0000 | 0000 | 0000 | $00=$ |

Type:

## 0CCOOH;

The semicolon (;) executes the instruction at memory address CCOO and displays the next line.

Type ; again to execute the instruction at CC03. Now look at all the registers by typing

## $R$ (ENTEA

The Accumulator (Register A) now contains FF (the ASCII code for a graphics character) from the MOV A, 0 FFH instruction.

To display only the contents of Register B, type:

## B/

To display the register pair HL, type:
HL /
Now it contains a 0 . You can change registers in the same way you change the contents of memory. With the cursor on the same line as HL/ D, type:

## 1234 ENTER

Check the HL Register pair to verify that it contains 1234.

## Stepping Through the Program

Type:

## SCREEN;

CALL 422DH is the next instruction to be executed. The first instruction, MVI A, ©FFH, has just been executed. To see the next instruction, type:
;
Now, CALL 422DH has been executed, and LDA 0F639H is the next instruction. Type:
;

To see that the LDA instruction was executed, type:
$R$ ENTE

Register A now contains the current row position of the cursor. (Memory address F 639 H is a status location that contains the current row position of the cursor.)

Use the semicolon and R command to continue to single-step through the program examining the registers at will.

You may also single-step through a program using a comma (.) instead of a semicolon. The comma, however, cannot step through a ROM subroutine. For example, type:

ROW,
Continue stepping through the program by repeatedly pressing comma. When you reach the CALL 4B44H instruction, the screen shows a CONtinuation Error because you are trying to CALL $\alpha$ ROM subroutine.

## Transferring a Block of Memory

Type:

$$
\text { U } \quad 0 C C O D H \quad \emptyset C \emptyset \emptyset O H \quad 5 \text { ENTER }
$$

Now the first 5 bytes of your program have been copied to memory address beginning at C 000 .

## Hints on Debugging

- Don't expect your first program to work the first time. Have patience. Most new programs have bugs. Debugging is a fact of life for all programmers, not just beginners.
- Be sure to make a copy of what you have in the edit buffer before executing the program. The edit buffer is not protected from machine language programs.


## CHAPTER 7I USING THE ZBUG CALCULATOR (ZBUG Commands - Part III)

ZBUG has a built-in calculator that performs arithmetic, relational, and logical operations. Also, it lets you use 3 different numbering systems, ASCII characters, and symbols.

This chapter contains examples of how to use the calculator. Some use the same assembled program that we used in the last chapter.

## Numbering System Modes

ZBUG recognizes numbers in 3 numbering systems: hexadecimal (Base 16), decimal (Base 10), and octal (Base 8).

## Output Mode

The output mode determines which numbering system ZBUG uses to output (display) numbers. From the ZBUG command level, type:

## 010 ENTER

Examine memory. The T at the end of each number stands for Base 10. Type:

08 (ENTER
Examine memory. The $Q$ at the end of each number stands for Base 8. Type:

016 ENTER
You're now back in Base 16, the default output mode.

## Input Mode

You can change input modes in the same way you change output modes. For example, type:

## 110 (ENTER)

Now, ZBUG interprets any number you input as a Base 10 number. For example, if you are in this mode and type:

$$
\text { T } 4915249162 \text { ENTER }
$$

ZSBUG shows you memory addresses 49152 (Base 10) through 49162 (Base 10). Note that what is printed on the screen is determined by the output mode, not the input mode.

You can use these special characters to "override" your input mode:

| BASE | BEFORE NUMBER | AFTER NUMBER |
| :--- | :---: | :---: |
| Base 10 | $\&$ | T |
| Base 16 | $\#$ | H |
| Base 8 | $@$ | Q |

## Table 1. Special Input Mode Characters

For example, while still in the 110 mode, type:

## T 49152 \# 0 CD10 (ENTER

The "\#" overrides the Il0 mode. ZBUG, therefore, interprets C010 as a hexadecimal number. As another example, get into the Il6 mode and type:
T 49152T 0C010 ENTER

Here, the "T" overrides the I16 mode. ZBUG interprets 49152 as decimal.

## Operations

ZBUG performs many kinds of operations for you. For example, type:

$$
0 c 000+25 T /
$$

and ZBUG goes to memory address C019 (Base 16), the sum of C000 (Base 16) and 25 (Base 10). If you simply want ZBUG to print the results of this calculation, type:

$$
0 c \theta 00+25 T=
$$

On the following pages, we use the terms operands, operators, and operation. An operation is any calculation you want ZBUG to solve. In this operation:

$$
1+2=
$$

" 1 " and " 2 " are the operands. " + " is the operator.

## Operands

You may use any of these as operands:

1. ASCII characters
2. Symbols
3. Numbers (in either Base 8, 10, or 16).

Note: ZBUG recognizes integers (whole numbers) only.

Examples (in the Ol6 output mode):

$$
\text { ' } A=
$$

prints 41 , the ASCII code for " $A$ ".
HOME =
prints the HOME address of the sample program. (It will print UDS Error [Undefined Symbol Error] if you don't have the sample program assembled in memory.)

$$
15 Q=
$$

prints the hexadecimal equivalent of octal 15 .
If you want your results printed in a different numbering system, use a different output mode. For example, get into the OlO mode and try the above examples again.

## Operators

You may use arithmetic, relational, or logical operators. (Get into the Ol6 mode for the following examples.)

Arithmetic Operators
Addition
+

Subtraction
Multiplication
Division
Modulus
Positive DIV.

Negative

## Examples:

EXIT-HOME =
prints the length of the sample program (not including the END statement).

$$
\text { 9.DIV. } 2=
$$

prints 4. (ZBUG can divide integers only.)

$$
\text { 9.MOD. } 2=
$$

prints 1 , the remainder of 9 divided by 2 .

$$
1-2=
$$

prints OFFFF,65535T, or 177777Q, depending on the output mode. ZBUG does not use negative numbers. Instead, it uses a "number circle" that operates on modulus 10000 (hexadecimal):


## Number Circle Illustration of Memory

To understand this number circle, you can use the clock as an analogy. A clock operates on modulus 12 in the same way the ZBUG operates on modulus 10000 . Therefore, on $\alpha$ clock, 1:00 minus 2 equals 11:00:


Number Circle Illustration of Clock

## Relational Operators

Equal to .EQU.
Not Equal to .NEQ.

These operators determine whether a relationship is true or false.

Examples:

$$
\text { 5.EQU. } 5=
$$

prints OFFFF, since the relationship is true. (ZBUG prints 65535 T in the Ol 0 mode or 177777 Q in the O 8 mode.)

$$
\text { 5.NEQ. } 5=
$$

prints 0 , since the relationship is false.

## Logical Operators

Shift
LogicalAND
InclusiveOR
ExclusiveOR
Complement
$<$
.AND.
.OR.
.XOR.
.NOT.

Logical operators perform bit manipulation on binary numbers.

Examples:
$10<2=$
shifts 10 two bits to the left to equal 40 . The 8085 RLC instruction also performs this operation.

$$
10<-2=
$$

shifts 10 two bits to the right to equal 4 . The 8085 RRC instruction also performs this operation.

$$
\text { 6. XOR. } 5=
$$

prints 3, the Exclusive OR of 6 and 5. The 8085 XOR instruction also performs this operation.

## Complex Operations

ZBUG calculates complex operations in this order of precedence:

* .DIV. .MOD. <
.AND.
.OR. .XOR.
.EQU. .NEQ.

You may use parentheses to change this order.

## Examples:

$4+4$. DIV. $2=$
The division is performed first.
$(4+4) \cdot$ DIV $\cdot 2=$
The addition is performed first.
4*4.DIV. $4=$
The multiplication is performed first.

## PART III/ ASSEMBLY LANGUAGE

This section gives details on 8085 assembly language. It does not explain the 8085 mnemonics, however, since there are many books available on the 8080 family of microprocessors.

## CHAPTER 8/ WRITING THE PROGRAM

Chapter 3 gives a general description of assembly language instructions. This chapter describes them in detail.

## The 8085 Registers

The 8085 contains 10 temporary storage areas (registers) that you may use in your program:

Register A manipulates data and performs arithmetic and logical calculations. It holds 1 byte of data.

Register Pair H-L are used for direct addressing. H stores the most significant byte of an address, Register L stores the least significant byte of an address. This lets the processor directly access an address with the single, least significant byte.

Register Pairs B-C and D-E can each hold 2 bytes of data. They are general purpose registers and may be used for temporary data storage. They may be used individually to hold 1-byte data.

Register PC (Program Counter) stores the address of the next instruction to be executed.

Note: The current address of Register PC may be represented in ZBUG by using a $\$$ or . in the operand field.

Register SP (Stack Pointer) is a 16 -bit register that points to the memory stack. Addresses are stored in the stack in a "last-in, first-out" manner. The last address put into the stack should be the first address to be pulled.

Status Register F is the Flag register for testing conditions and setting interrupts. It consists of 5 "flags." Many mnemonics "set" or "clear" 1 or more of these flags. Others test to see if a certain flag is set or clear.

This is the meaning of each flag, if set:
Bit 0
CY (Carry) - an 8-bit arithmetic operation caused a carry or borrow from the most significant bit.

Bit 1
Reserved

## Bit 2

P (Parity) - the result of the previous operation has an even number of bits set (even parity).

Bit 3
Reserved
Bit 4
AC (Auxiliary Carry or Half Carry) - an 8-bit addition operation caused a carry.

Bit 5
Reserved
Bit 6
Z (Zero) - the result of the previous operation is zero.
Bit 7
S (Sign) - the result of the previous operation is a negative number

## Assembly Language Fields

You may use 4 fields in an assembly language instruction: label, command, operand, comment. In this instruction:

HOME: MOV A,M | ;MOVES MEMORY DATA TO |
| :---: |
| REGA |

HOME is the label. MOV is the command. A, M is the operand. MOVES MEMORY DATA TO REG $A$ is the comment.

The comment is solely for your convenience. The assembler ignores comments after a semicolon.

## The Label

You can use a symbol in the label field to define a memory address or data. The above instruction uses HOME to define its memory address.

Once the address is defined, you can use HOME as an operand in other instructions. For example:

## JNZ HOME

branches to the memory address defined by HOME.
The assembler stores all the symbols, with the addresses or data they define, in a "symbol table," rather than as part of the "executable progrom." The symbol can be a maximum of 6 characters.

## The Command

The command can be either a pseudo op or a mnemonic.

Pseudo ops are commands to the assembler. The assembler does not translate them into opcodes and does not store them with the executable program. For example:

$$
\text { NAME : EQU } 43
$$

defines the symbol NAME as 43. The assembler stores this in its symbol table.

ORG OCC00H
is a pseudo op that tells the assembler to begin the executable program at Address CC00.

$$
\text { SYMBOL: } \quad \text { DC } \quad 6
$$

stores 6 in the current memory address and labels this address SYMBOL. The assembler stores this information in its symbol table.

Mnemonics are commands to the processor. The assembler translates them into opcodes and stores them with the executable program. For example:

## XCHG

tells the processor to exchange the data in the H-L Register Pair with the D-E Register Pair. The assembler assembles this into opcode number EBH and stores it with the executable program.

The next chapter shows how to use pseudo ops. Reference $G$ lists the 8085 mnemonics.

## The Operand

The operand is either a memory address or data. For example:

$$
\text { LXI BC, } 3000+\text { COUNT }
$$

loads Register Pair B-C with 3000 H plus the value of COUNT. The operand, $3000+$ COUNT, specifies a data constant.

The assembler stores the operand with its opcode. Both are stored with the executable progrom.

## Operators

The plus sign $(+)$ in the above operand $(3000+$ COUNT $)$ is called an operator.

You can use any operator described in Chapter 7, "Using the ZBUG Calculator," as part of the operand.

Addressing Modes
8085 mnemonics have 4 addressing modes that let you address data in different ways.

## 1. Immediate Addressing

The operand is data. For example:
ADI
30H
adds the value 30 H to the contents of Register A .
DATA :
EQU
8004H
LXI
BC,DATA
loads the value 8004 into Register Pair BC.
CPI
94H
compares the contents of Register A with the hexadecimal value 94.

## 2. Direct Addressing

The operand is the exact memory address of the data. In this mode of addressing, you address a specific memory location.

For example:
JNZ
0 CCOOH
jumps to Address CC00.
SPOT :
EQU
0 CCOOH
SHLD
SPOT
stores the contents of Register Pair HL in Address CC00.
If the instruction calls for data, the operand contains the address where the data is stored.

LHLD
0 CCOOH
does not load Register Pair HL with CC00. The processor loads HL with whatever data is in Address CC00. If 65 H is stored in Address CC00, Register Pair HL is loaded with 65 H .

## ADD M

adds whatever data is stored in the Address in the HL Register Pair to the contents of Register A.

## 3. Register Indirect Addressing.

The operand is the HL Register Pair that contains the address in memory that contains the data.

In understanding this mode, think of a treasure hunt game. The first instruction is "Look in the suitcase." The suitcase contains the second instruction, "Look in the mailbox."

Examples:
MOV A.M
moves the contents of the memory location whose address is in Register pair HL. M refers to the memory address currently stored in Register Pair HL.

The following example shows the complete process:

| LXI | HL,0CC00H |
| :--- | :--- |
| MVI | M,0FFH |
| INX | H |
| MVI | M,0FFH |
| $\cdot$ |  |
| LHLD | 0 OCOOH |
| MOV | $\mathrm{A}, \mathrm{M}$ |

The LXI instruction loads address CC00 into the H-L Register Pair, and MVI moves the data FF into Register L. The INX instruction increments the address in the H-L Register Pair by l, and MVI moves the data FF into memory location CC0l.

Later in the program, you can access the data FFFF by loading memory location CC00 into the H-L Register Pair and then moving the data into the accumulator.

This is a good mode of addressing to use when calling ROM routines.

## 4. Register Addressing

This addressing mode lets you access data by specifying registers or register pairs containing the data. The operand is always a register.

For example:
MOV A,B
transfers the data in Register B to Register A. Now both of the registers contain the same data.

Register pairs may also be addressed:
DAD BC
adds the data in Register Pair BC to the data in Register Pair HL. The result is placed in HL.

## CHAPTER $9 /$ USING PSEUDO OPS

As discussed earlier, pseudo ops direct the assembler. You can use them to:

- Control where the program is assembled
- Define symbols
- Insert data into the program
- Change the assembly listing
- Do a "conditional" assembly
- Include another source file in your program

Pseudo ops are unique to the assembler you are using. Other 8085 assemblers may not recognize the ZBUG pseudo ops.
The ZBUG pseudo ops make it easier for you to program. This chapter shows how to use pseudo ops.

## Controlling Where the Program is Assembled

ZBUG has two pseudo ops that control where the program is assembled:

- ORG, sets the first location
- END, ends the assembly


## ORG

ORG expression
Tells the assembler to begin assembling the program at expression. Example:

ORG $\quad \mathrm{CC} 00 \mathrm{H}$
tells the assembler to start assembling the program at Address CC00.
You can put more than one ORG command in a program. When the assembler arrives at the new ORG, it begins assembling at the new expression.

Note: $\$$ or . may be used as an operand to return the current location of the program counter. ORG $\$+50$, for example, opens 50 bytes between the present location and the next assembled location.

## END <br> END expression

Tells the assembler to quit assembling the program. The expression option lets you store the program's start address. Use END as the last instruction in all your assembly language programs.
Example:

|  | ORG | OCC00H |
| :--- | :--- | :--- |
| HOME: | MOV | A,M |
|  | $\cdot$ |  |
| DATA: | DC | 'This is data' |
|  | END | HOME |

The END pseudo op quits the assembly and stores the program's entry address (the value of HOME) in memory. When you load the program, the processor knows to start executing at HOME (the LDA instruction) rather than at DATA (the DC instruction).
DC is a pseudo op explained later in this chapter.

## Defining Symbols

Symbols make it easy to write a program and also make the program easy to read and revise. The ZBUG has 2 pseudo ops for defining symbols:

- EQU, for defining a constant value
- SET, for defining a variable value

EQU
symbol EQU expression

Equates symbol to expression. Examples:
CHAR: EQU F9H
makes every use of CHAR equal to FGH .
KYREAD:

EQU
CALL
7242H
KYREAD
equates KYREAD to 7242 H . The next instruction calls the ROM routine at memory address 7242 H .
EQU helps set the values of constants. You can use it anywhere in your program.

## SET

## symbol SET expression

Sets symbol equal to expression. You can use SET to reset the symbol elsewhere in the program. Example:
SYMBOL:
SET
25
sets SYMBOL equal to 25 . Later in the program, you can reset SYMBOL.

SYMBOL: SET SYMBOL + COUNT
Now SYMBOL equals $25+$ COUNT.

## Inserting Data into Your Program

ZBUG has 4 pseudo ops that make it simple for you to reserve memory and insert data in your program:

- DS, for reserving areas of memory for data
- DB, for inserting $l$ byte of data in memory
- DW, for inserting 2 bytes of data in memory
- DC, for inserting a string of data in memory

Remember that the processor cannot "execute" a block of data in your program. If you use these pseudo ops:

- Use them at the end of your program (just before the END instruction), or
- Precede them with an instruction that jumps or branches to the next 'executable' instruction.


## DS

symbol DS expression
(Define Storage) Reserves expression bytes of memory for data. Example:
BUFFER:
DS
200
reserves 200 bytes for data, starting at Address BUFFER.
DATA:
DS
$6+$ SYMBOL
reserves $6+$ SYMBOL bytes for data beginning at Address DATA.

## DB <br> symbol DB expression

(Define Byte) Stores a 1-byte expression in memory at the current address. The symbol is optional.
Examples:
DATA:
DB
33H
stores 33H in Address DATA.
FACTOR:
DB
NUM/2
LDA
FACTOR
stores NUM/2 in Address FACTOR and then loads NUM/2 into Register A.
DW
symbol DW expression
(Define Word) Stores a 2-byte expression in memory starting at the current address. The symbol is optional. Example:

DATA: DW 1100 H
stores 1100 H in Address DATA and DATA +1 .

## DC

## symbol DC delimiter string delimiter

Stores an ASCII string in memory, beginning at the current address. The symbol is optional. The delimiter can be any character.
Examples:

## TABLE: DC /THIS IS A STRING/

stores the ASCII codes for THIS IS A STRING in memory locations, beginning with TABLE.

| INIT: | LXI | H,NAME |
| :--- | :--- | :--- |
|  | MVI | B,4 |
|  | - |  |
| DISP: | MOV | A,M |
|  | CALL | LCD |
|  | INX | H |
|  | DCR | B |
|  | JNZ | DISP |
|  | - |  |
|  | DAME: | DC |

The first instruction loads NAME into Register Pair HL. The pseudo op DC at the end of the program stores "Gary" in the four memory addresses beginning with NAME. The DISP routine processes this data.

## PART IV/ ROM ROUTINES

In an assembly language program, the simplest way to use the I/O devices is with ROM routines.
This section shows how. A complete list of ROM routines is in Reference Section E.

## CHAPTER 10/ USING THE KEYBOARD AND VIDEO DISPLAY (ROM ROUTINES)

The Model 100 uses its own machine-code routines to access the screen, keyboard, and tape. These routines are built into the computer's ROM. You can use the same routines in your own program.
Appendix $F$ lists each ROM routine and the ROM address that points to it. This chapter uses 2 of these routines, CHGET and LCD, as samples in showing the steps for using ROM routines.

## Steps for Calling ROM Routines

We recommend these steps for calling a ROM routine:

1. Equate the routine's address to its name. This lets you refer to the routine by its name rather than its address, making your program easier to read and revise.
2. Set up any entry conditions required by the routine. This lets you pass data to the routine.
3. Preserve the contents of the registers. Since many routines change the contents of the registers, you might want to store the registers' contents temporarily before jumping to the routine.
4. Call the ROM routine, using the indirect addressing mode.
5. Use any exit conditions that the routine passes back to your program.
6. Restore the contents of the registers (if you temporarily preserved them in Step 3).

## Sample: Keyboard Input with CHGET

This short program uses 4 ROM subroutines to (l) "home" the cursor, (2) monitor the keyboard, (3) display characters, and (4) exit to the menu. Each key you press is displayed until you press RETURN which returns you to the main menu.
CHGET monitors the keyboard and waits for you press a key. When you do press a key, CHGET loads Register A with the key's ASCII code. LCD then displays the contents of Register $A$ on the screen.

|  | ORG | 0 CCOOH |  |
| :---: | :---: | :---: | :---: |
| HOME : | EGU | 422DH | ; ROM routine homes cursor |
| CHGET : | EQU | 12 CDH | ;RDM routime wasts for a key |
| LCD: | EQU | 4B44H | ;ROM routine displays character |
| EXIT: | EQU | 5797 H | ;RDM exit routine |
| BEGIN: | PUSH | PSW | ; store Registers $A$ and $F$ data |
| LOOP: | CALL | CHGET |  |
|  | CALL | LCD |  |
|  | CP! | ODH | ; Look for a carrzage return |
|  | JNZ | LODP | ilf no (ENTER) loop to LOQP |
|  | POP | PSW | ; $\mathrm{restore} \mathrm{Registers} A$ and $F$ data |
|  | CALL | EXIT |  |
|  | END | BEGIN |  |

This is how we applied the above steps in writing this program:

## 1. Equate ROM routines to their Addresses

This equates CHGET to 12 CBH , the address that points to CHGET's address:

CHGET: EQU 12CBH

## 2. Set Up Entry Conditions

HOME, CHGET, and EXIT have no entry conditions. LCD requires that Register A contains the character to be displayed. CHGET fulfills the entry requirement for LCD.

## 3. Preserve the Registers' Contents

Only Registers A and F (Carry Flag) are affected by the program. This preserves the contents of Register A and all the condition flags:

$$
\begin{array}{lll}
\text { BEGIN: } & \text { PUSH } & \text { PSW }
\end{array}
$$

This instruction "pushes" the value of Register A into a memory location 1 less than the SP Register, and pushes the condition flags (Register F) into a memory location 2 less than the SP Register.

## 4. Call ROM routines

This CALLs CHGET:
LOOP: CALL CHGET
This displays the character you typed onto the LCD screen:
CALL LCD

## 5. Use Exit Conditions

After the CHGET subroutine is executed, Register A contains a character. That character is compared to a carriage return:

CPI 0DH
The above instruction branches back to LOOP (the JNZ LOOP instruction) if you do not press (RETURN. (Pressing BETURN calls the EXIT subroutine.
6. Restore the Register's Contents

This "pops" (restores) the contents of Registers A and F:
POP
PSW
Now, the above registers are restored to the data they contained before executing the CHGET routine.

## 7. Exit the Program

This CALLs the Exit Routine that lets you properly exit the program and return to the Model 100's main menu screen:

CALL
EXIT

## PART V/ REFERENCE

This section summarizes all the features of the Model 100 Debug/Assembler.

## REFERENCE A ASSEMBLER COMMANDS AND SWITCHES

ASM source filename object filename /switch/. . .
Assembles the source program into machine code in memory. Source files must be RAM files generated by the Text Editor (TEXT) and therefore always carry the .DO extension. The source filename is always required. If the object code filename is omitted, the object code is written directly to memory and no object file is created.
ASM source filename CAS:object filename /switch/. . .
Assembles the source program into machine code in the cassette. When the device specifier CAS: precedes the object filename, the object file is created and written to the cassette recorder. If the object filename is omitted, the source filename is assigned to the object file.
The assembler switches are:
/LP Assembly listing on the printer.
/MR Multiple record object code file
/NL No listing printed.
/NO No object code generated.
/NS No symbol table generated.
/WE Wait on assembly errors.
Examples:
ASM SAMPLE.DO SAMPLE
ASM TEST.DO CAS:TEST /WE
ASM TEST.DO /NO/NS

## REFERENCE B/ ZBUG COMMANDS

The following list defines the terms used in this section:

## expression

One or more numbers, symbols, or ASCII characters. If more than one is used, you may separate them with these operators:

| Multiplication | * | Addition | + |
| :--- | :--- | :--- | :--- |
| Division | .DIV. | Subtraction | - |
| Modulus | .MOD. | Equals | .EQU. |
| Shift | $<$ | Not Equal | .NEG. |
| Local And | .AND. | Positive | + |
| Exclusive Or | .XOR. | Negative | - |
| Logical Or | .OR. | Complement | .NOT. |

address
A location in memory. This may be specified as an expres. sion using numbers or symbols.

## filename

A BASIC cassette file specification.

## Commands

## C

CONTINUE FROM BREAKPOINT C expression (ENTER)
Continues execution of the program ofter interruption at $\alpha$ breakpoint. The expression specifies the proceed count, which is the number of times ( -1 ) that the breakpoint will be passed before a break occurs. Numbers in the expression for the proceed count are interpreted as decimal numbers regardless of the input radix setting.
C(ENTER)
Continue by increments of 1 .
D
DISPLAY BREAKPOINTS D (ENTER)
Displays all breakpoints that have been set.

## G

## GO EXECUTE G expression (ENTER)

Executes the program beginning at the address specified by the expression. The expression is required.

## K

CONSOLE CHANGE K (ENTER
The Debug/Assembler usually directs console output to the LCD. The K command allows you to direct the console output to any of 3 devices-screen, printer, communications-by responding to the $\mathrm{LCD}=0 \mathrm{LPT}=1 \mathrm{COM}=2 \mathrm{CNS}=$ prompt with the appropriate number.
L
LOAD A MACHINE LANGUAGE FILE L filename (ENTER
Loads a machine language file filename from RAM files. Using CAS: to specify the cassette recorder-L CAS:filename (ENTEB)-loads a machine language file filename from cassette.
CL
CASSETTE LOAD A MACHINE LANGUAGE FILE CL filename (ENTEA)
Loads machine language file filename from cassette.

## P

PUNCH filename start address end address execution address
Saves memory from start address to end address in a RAM file. You must also specify an execution address, the first address to be executed when the file is loaded. Using CAS: to specify the cassette recorder-P CAS:filename start address end address execution address-saves memory from start address to end address in cassette.

## CP

CASSETTE PUNCH filename start address end address execution address
Saves memory to cassette from start address to end address. You must also specify an execution address, the first address to be executed when the file is loaded.

## R <br> REGISTER DISPLAY R (ENTER)

Displays the contents of all the registers.

## $T$

TYPE OUT T addressl address2 (ENTER
Displays the memory locations from addressl to address2, inclusive. Uses the current Examination and Type Out Modes.

U
BLOCK TRANSFER U source address destination address byte count
Transfers the contents of memory beginning at source address and continuing for count bytes to another location in memory beginning with destination address.

## X

SET BREAKPOINT X address (ENTER
Sets a breakpoint at address. If address is omitted, the current location is used. Each breakpoint is assigned a number from 0 to 7. The first breakpoint set is assigned as Breakpoint ©. A maximum of eight breakpoints may be set at one time.

$$
\mathbf{Y}
$$

YANK BREAKPOINT Y $n$ (ENTER
Deletes the breakpoint referenced by the $n$ number (0-7). If $n$ is omitted, all breakpoints are deleted.

## Z

DELETE SYMBOL TABLE $\quad Z$ ENTER
Deletes the current symbol table.

## Examination Mode Commands

A ENTER
B ENTER
M ENTER
W ENTER
(The default is M )

ASCII Mode
Byte Mode
Mnemonic Mode
Word Mode

## Display Mode Commands

H (ENTER)
N ENTER
S ENTER
(The default is S )

Half Symbolic
Numberic
Symbolic

## Numbering System Mode Commands

Obase
Ibase
(Base can be 8, 10, or 16 . The default is 16)

Input
Output

## Special Symbols

1
OPEN A LOCATION address/
Opens the specified memory location. Opens the current location if address is omitted.

## (

OPEN NEXT LOCATION (D
Opens next address and allows you to enter any change.

## (4)

OPEN PRECEDING LOCATION (4)
Opens preceding address and allows you to enter any changes.
address (ENTER
register
OPEN A REGISTER AT AN ADDRESS address/ register/
Opens address of register and displays its contents. If address is omitted, the register at the last address is reopened. After the contents have been displayed, you may type:
new value
(ENTER)

To change the contents.
To close and enter any change.


#### Abstract

SINGLE STEP EXECUTION address, Executes the instruction at a specific memory address. A. without an address executes the instruction at the current setting of the Program Counter (PC).

SINGLE STEP EXECUTTON-SKIP SUBROUTINES ; Executes the instruction at the current setting of the Program Counter, but skips all subroutines except CALL. When ; encounters a CALL, it executes the entire subroutine. : FORCE FLAGS :

Opens the current location, forcing the flags mode. The colon does not actually have anything to do with the (status flag) Register F. It simply interprets the contents of the given address as if it contained flag bits.

\section*{=}

EVALUATE THE EXPRESSION expressions= Opens the current memory location and forces the numeric type out mode and byte examination mode to evaluate the expression.


## REFERENCE C/ DEBUG/ASSEMBLER ERROR MESSAGES

These are error messages you can get while in ZBGASM:
BAS BASIC Error (General)
BASIC Errors result from ZBUG's calls to the BASIC ROM. The BASIC error code for these errors is stored at address START + 3 (where START is the start of ZBGASM).
BP BAD BREAKPOINT (ZBUG)
You are attempting to set a breakpoint (1) greater than 7, (2) in ROM, (3) at a SWI command, (4) at an address where one is calready set.
BTO BYTE OVERFLOW (Assembler)
There is a field overflow in an 8-bit data quantity.
CMD COMMAND ERROR (ZBUG)
You are not using a ZBUG command.
CON CAN"T CONTINUE (ZBUG)
The system doesn't understand a command and cannot continue.
DEV BAD DEVICE (General)
The device you are trying to access does not exist.
END MISSING END STATEMENT (Assembler)
END must be the final instruction on any source assembly language program.
EXP EXPRESSION ERROR (General)
Either the syntax for the expression is incorrect or the expression is dividing by zero.
FF FILE NOT FOUND (General)
The file is not in a RAM file or on cassette tape.

## FLG LOST FLAGS (ZBUG)

A breakpoint ZBUG breakpoint path has caused the flag register to be lost.
INF MISSING INFORMATION (Assembler)
(1) There is a missing delimiter in a pseudo op or (2) there is no label on a SET or EQU pseudo op.

IO I/O ERROR (General)
Input/Output error. A checksum error was encountered while loading a file from a cassette tape. The tape may be bad, or the volume setting may be wrong. Try a higher volume.

## LBL LABEL ERROR (Assembler)

The symbol you are using is (1) not a legal symbol, (2) not terminated with either a space, a tab, or a carriage return, (3) has been used with ORG or END, which do not allow labels, or (4) longer than six characters.
LTL LINE TOO LONG (Assembler)
Your assembler instruction line is too long.
MDS MULTIPLE DEFINED SYMBOL (Assembler) Your program has defined the same symbol with different values.

## MEM BAD MEMORY (General)

A bad memory error can occur during ZBUG memory modification or during an in-memory assembly in the Assembler. It indicates that the data did not store correctly in the memory location.

## MRM MODIFYING RESTRICTED MEMORY (General)

This error warns you that you are either trying to alter ROM, or you are about to overwrite a file in RAM.
NM BAD OR MISSING FILENAME (General)
File integrity has been breached and data cannot be accessed.
OM OUT OF MEMORY (General)
You have run out of available memory and may not continue your operation.
OPC OP CODE ERROR (Assembler)
The op code is either not valid or is not terminated with a space, tab, or carriage return.
OPN OPERAND ERROR (Assembler)
There is some syntax error in the operand field.

## PRM BAD PARAMETERS (ZBUG)

Usually this means your command line has a syntax error, or you have specified $\alpha$ filename that has more than eight characters.
UDS UNDEFINED SYMBOL (General)
Your program has not defined the symbol being used. The operand field has a symbol that does have a corresponding symbol in the label field.
VFY VERIFY ERROR (General)
An error was detected in a file saved to tape.

## REFERENCE D/ ASSEMBLER PSEUDO OPS

The following list defines the terms used in this section:

## symbol

Any string from one to six characters long, typed in the symbol field.
expression
Any expression typed in the operand field. See Reference $B$, "ZBUG commands," for a definition of valid expressions.

## END expression

Ends the assembly. The optional expression specifies the start address of the program.
symbol EQU expression
Equates symbol to an expression. SYMBOL: EQU 0D000H
symbol DB expression, . . .
Stores a l-byte expression beginning at the current address.

$$
\text { DATA2: } \quad \text { DB } \quad 33 \mathrm{H}+\text { COUNT }
$$

## symbol DC delimiter string delimiter

Stores string in memory beginning with the current address. The delimiter can be any character.

TABLE: DC /THIS IS A STRING/
symbol DW expression
Stores a 2-byte expression in memory beginning at the current address.

DATA: DW DDOOOH

## ORG expression

Originates the program at expression address.
ORG
0 CCOOH

DS expression
Reserves expression bytes of memory for data.
DATA:
DS
06H
symbol SET expression
Sets or resets symbol to expression.
SYMBOL: SET ODD00H

## REFERENCE E/ ROM SUBROUTINES

This reference lists the indirect addresses where the Model 100's ROM routines are stored. It also shows the entry and exit conditions for each routine.
The name of the routine is for documentation only. To jump to the routine, you must use its indirect address.

## LCD Functions

## LCD

Displays $\alpha$ character on the LCD at current cursor position.
Entry Address (Hex): 4B44
Entry conditions: $\mathrm{A}=$ character to be displayed
Exit conditions: None
PLOT
Turns on pixel at specified location.
Entry Address (Hex): 744C
Entry conditions: $\mathrm{D}=x$ coordinate ( $0-239$ )
$\mathrm{E}=\mathrm{y}$ coordinate (0-63)
Exit conditions: None

## UNPLOT

Turns off pixel at specified location.
Entry Address (Hex): 744D
Entry conditions: $\mathrm{D}=\mathrm{x}$ coordinate (0-239)
$\mathrm{E}=y$ coordinate (0-63)
Exit conditions: None
POSIT
Gets current cursor position.
Entry Address (Hex): 427C
Entry condition: None
Exit conditions: $\mathrm{H}=$ column number (1-40)
I = row number (1-8)

## ESCA

## Sends specified Escope Code Sequence.

Entry Address (Hex): 4270
Entry conditions: $A=$ escape code
Exit conditions: None

## LCD Functions and Escape Codes

The routines for generating common LCD functions and escape codes have no entry or exit parameters.

| Routine | Function | Entry <br> Address <br> (Hex) | Equiv. <br> ESC |
| :--- | :--- | :--- | :--- |
| CRLF | Generates a Carriage <br> Return and Line Feed | 4222 | - |
| HOME | Moves cursor to Home <br> Position (1,1) <br> Clears Display | 422 D | - |
| CLS | Sets system line (lock | 4231 | - |
| SETSYS | Sine 8) <br> lins | T |  |
| RSTSYS | Resets system line <br> (unlock line 8) | 423 A | U |
| LOCK | Locks display (no <br> scrolling) | 423 F | Y |
| UNLOCK | Unlocks display <br> (scrolling) | 4244 | W |
| CURSON | Turns on cursor | 4249 | P |
| CUROFF | Turns off cursor <br> Deletes line at current | 4253 | M |
| DELLIN | cursor position | 4258 | L |
| INSLIN | Inserts a blank line at <br> cursor position | 4258 | K |
| ERAEOL | Erases from cursor to <br> end of line | 425 D | K |

ENTREV Sets Reverse character ..... 4269 mode
EXTREV Turns off Reverse ..... 426E ..... qcharacter mode
LCD Variable and Status Locations

| Name | Contents | Memory <br> Location |
| :--- | :--- | :--- |
| CSRY | 1Cursor Position (ROW) | F639 |
| CSRX | Cursor Position (Column) | F63A |
| BEGLCD | Start of LLD memory | FED0 |
| ENDLCD | End of LCD memory | FF40 |

## Keyboard Functions

## KYREAD

Scans keyboard for a key and returns with or without one.

## Entry Address (Hex): 7242

Entry conditions: None
Exit conditions: A = Character, if any
Z Flag: Set if no key found, reset if key found
Carry: Set (character in code table below), reset (normal character set code)

When Carry is set (1), Register A will contain one of the following:

| Register $A$ | Key Pressed |
| :---: | :--- |
| 0 | Fl |
| 1 | F2 |
| 2 | F3 |
| 3 | F4 |
| 4 | F5 |
| 5 | F6 |
| 6 | F7 |
| 7 | F8 |
| 8 | LABEL |
| 9 | PRINT |
| 0A | SHIFT-PRINT |
| 0B | PASTE |

## CHGET

Waits and gets character from keyboard.
Entry Address (Hex): 12CB
Entry conditions: None
Exit conditions: $\mathrm{A}=$ character code
Carry: Set if special character, reset if normal character
(F1 - (F8) return preprogrammed strings)

## CHSNS

Checks keyboard queue for characters.
Entry Address (Hex): 13DB
Entry conditions: None
Exit conditions: Z flag: Set if queue empty, reset if keys pending
KEYX
Checks keyboard queue for characters or BREAK.
Entry Address (Hex): 7270
Entry conditions: None
Exit conditions: Z flag set if queue empty, reset if keyspending
Carry: Set when BREAK entered,
Reset with any other key
BRKCHK
Checks for BREAK characters only (CTRL C or CTRL S).
Entry Address (Hex): ..... 7283
Entry conditions: None
Exit conditions:
Carry: Set if BREAK or PAUSE entered, reset if no BREAK characters
INLINGets line from keyboard. Terminated by (ENTER).
Entry Address (Hex): 4644
Entry conditions: None
Exit conditions: Data stored at location F685

## Using Function Key Routines

The function table consists of character strings to be used by the keyboard driver when processing (F1 - (F8) keys. The strings have a maximum length of 16 characters and are terminated by an 80 (hex) code. If the last character of the string is ORed with 80 , the character will also serve as a terminator. The entire string will be placed in the keyboard buffer when the appropriate function key is pressed. You must specify character strings for all 8 function keys. (Use the terminator byte for any string you wish to ignore.)

## Example of function table:

| FCTAB | DEFM | 'Files' | ;F1 |
| :--- | :--- | :--- | :--- |
|  | DEFW | OD80 |  |
|  | DEFM | 'Load' | ;F2 |
|  | DEFB | 80 |  |
|  | DEFM | 'Save' | ;F3 |
|  | DEFB | 80 |  |
|  | DEFM | 'Run' | ;F4 |
|  | DEFW | OD80 |  |
|  | DEFM | 'List' | ;F5 |
|  | DEFW | OD80 |  |
|  | DEFB | 80 | ilgnore F6 |
|  | DEFB | 80 | IIgnore F7 |
|  | DEFM | 'Menu' | iF8 |
|  | DEFW | OD80 |  |

## STFNK

## Sets function key definitions.

Entry Address (Hex): 5A7C
Entry conditions:
$\mathrm{HL}=$ Address of function table (above)
Exit conditions: None

## CLRFLK

Clears function key definition table (fills table with 80s).
Entry Address (Hex): 5A79
Entry conditions: None
Exit conditions: None
DSPFNK
Displays function keys.
Entry Address (Hex): 42A8
Entry conditions: None
Exit conditions: None
STDSPF
Sets and displays function keys.
Entry Address (Hex): 42A5
Entry conditions:
HL $=$ Start address of function table
Exit conditions: None
ERAFNK
Erases function key display.
Entry Address (Hex): ..... 428A
Entry conditions: None
Exit conditions: None
FNKSB
Displays function table (if enabled).
Entry Address (Hex): 5A9E
Entry conditions: None
Exit conditions: None
Printing Routines
PRINTR
Sends $\alpha$ character to the line printer.
Entry Address (Hex): 6D3F
Entry conditions: $\mathrm{A}=$ character to be printedExit conditions:Carry: Set if cancelled by BREAK,reset if normal return
PNOTAB
Prints character without expanding tab characters.
Entry Address (Hex): 1470
Entry conditions: $\mathrm{A}=$ character to be printed
Exit conditions: Unknown
PRTTAB
Prints a character expanding tabs to spaces.
Entry Address (Hex): ..... 4B55
Entry conditions: $\mathrm{A}=$ character to be printed
Exit conditions: Unknown
PRTLCD
Prints contents of LCD.
Entry Address (Hex): 1E5E
Entry conditions: None
Exit conditions: None
RS232-C and Modem Routines
DISC
Disconnects phone line.
Entry Address (Hex): 52BB
Entry conditions: None
Exit conditions: None
CONN
Connects phone line.
Entry Address (Hex): 52D0
Entry conditions: None
Exit conditions: None
DIAL
Dials $\alpha$ specified phone number.
Entry Address (Hex): 532D
Entry conditions: HL = phone number address
Exit conditions: None

## RCVX

Checks RS232 queue for characters.
Entry Address (Hex): 6D6D
Entry conditions: None
Exit conditions: $\mathrm{A}=$ number of characters queue Z flag: Set if no data, reset if characters pending

## RV232C

Gets a character from RS232 receive queue.
Entry Address (Hex): 6D7E
Entry conditions: None
Exit conditions: $\mathrm{A}=$ character received Z flag: Set if O.K., reset if error (PE,FF, or OF) Carry: Set if BREAK pressed, else reset

## SENDCQ

Sends an XON resume character (CTRL Q).
Entry Address (Hex): 6E0B
Entry conditions: None
Exit conditions: None

## SENDCS

Sends an XOFF pause character (CTRL S).
Entry Address (Hex): 6ElE
Entry conditions: None
Exit conditions: None
SC232C
Sends a character to the RS-232 or Modem (with XON/OFF).
Entry Address (Hex): 6E32
Entry conditions: $\mathrm{A}=$ character to be sent
Exit conditions: Unknown

## CARDET

Detects carrier (for modem only).
Entry Address (Hex): 6EEF
Entry conditions: None
Exit conditions: $\mathrm{A}=0$ if carrier Z Flag: Set if carrier, else reset

## BAUDST

Sets baud rate for RS232-C.
Entry Address (Hex) 6E75
Entry conditions: H = Baud rate (1-9,M)
Exit conditions: None

## INZCOM

Initializes RS232-C and Modem.
Entry Address (Hex): 6EA6
Entry conditions:
H = Baud rate (1-9, M)
$\mathrm{L}=$ UART configuration code (See UART byte description below)
Carry: Set if RS232-C, reset if modem
Exit conditions: None

| Bit(s) | Description |  |
| :--- | :--- | :---: |
| 0 | Number of Stop Bits | $: 0=1.1=2$ |
| 1 | Parity setting | $: 0=$ Odd |
|  |  | $1=$ Even |
| 2 | Parity disable | $: 0=$ Enable |
|  |  | $1=$ Disable |
| $3-4$ | Word length | $: 01=6.10=7$, |
|  |  | $11=8$ |

The byte is ANDed with IFH to ignore bits 5-7. The text string containing the current STAT setting is located at F65BH (5 bytes): baud, length, parity, stop bits, and XON/ XOFF switch.

## SETSER

Sets serial interface parameters. Activates RS232-C/Modem.
Entry Address (Hex): 17E6
Entry conditions: HL $=$ start $\alpha d d r e s s$ of ASCII string containing parameter termınated by zero (78ElE, 0 ).
Syntax same as in Telcom's STAT
Carry: Set for RS232-C, reset for Modem
Exit conditions: None

## CLSCOM <br> Deactivates RS232-C/Modem.

Entry Address (Hex): 6ECB
Entry conditions: None
Exit conditions: None

## Cassette Recorder Routines

## DATAR

## Reads character from cassette (no checksum).

Entry Address (Hex): 702A
Entry conditions: None
Exit conditions: $\mathrm{D}=$ character from cassette

## CTON

Turns on motor.
Entry Address (Hex): 14A8
Entry conditions: None
Exit conditions: None

## CTOFF

Turns off motor.
Entry Address (Hex): 14AA
Entry conditions: None
Exit conditions: None

## CASIN

Reads $\alpha$ character from cassette and updates checksum.
Entry Address (Hex): 14B0
Entry conditions: $\mathrm{C}=$ current checksum
Exit conditions: $\mathrm{A}=$ character
$C=$ contains the updated checksum

## CSOUT

Sends character to cassette and updates checksum.
Entry Address (Hex): 14 Cl
Entry conditions: $\mathrm{A}=$ character to be sent
$C=$ current checksum
Exit conditions: $\mathrm{C}=$ updated checksum

## SYNCW

Writes cassette header and sync byte only.
Entry Address (Hex): 6F46
Entry conditions: None
Exit conditions: None

## SYNCR

Reads cassette header and sync byte only.
Entry Address (Hex): 6F85
Entry conditions: None
Exit conditions: None

## DATAW

Writes a character to cassette (no checksum).
Entry Address (Hex): 6F5B
Entry conditions: $\mathrm{A}=$ character to be sent Exit conditions: None

## RAM File Routines

The directory table (F962) contains information on all file location, type, and status.
Each file is managed by an 11-byte directory entry in the format:
Byte 1 : Directory Flag (for file type and status)
Bytes 2-3 : Address of file
Bytes 4-11 : 8-byte filename
The Directory Flag contains the following information:
Bit 7 (MSB) $\quad 1$ if a valid entry
Bit $6 \quad 1$ for ASCII text file (DO)
Bit $5 \quad 1$ for machine language (CO)
Bit 41 for ROM file
Bit $3 \quad 1$ for invisible tile
Bit 2 reserved for future use
Bit 1 reserved for future use
Bit $0 \quad$ internal use only

## MAKTXT

Creates a text file.
Entry Address (Hex): 220F
Entry conditions: Filename (max. 8 bytes) must be stored in FILNAM (FC93).'DO' extension not required.
Exit conditions: HL = TOP address of new file DE = address of Directory entry (Flag) Carry: Set if file already exists Reset if new file

## CHKDC

Searches for file in directory.
Entry Address (Hex): 5AA9
Entry conditions: DE = address of filename to find (ASCII filename +0 byte terminator)
Exit conditions: HL = start address (TOP) of file Z Flag: 0 (file found)

1 (file not found)

## GTXTTB

## Gets top address of file.

Entry Address (Hex): 5AE3
Entry conditions: HL = address of directory entry for file
Exit conditions: HL = TOP start address of file

## KILASC

Kills a text (DO) file.
Entry Address (Hex): IFBE
Entry conditions: DE = file TOP start address
$\mathrm{HL}=$ address of directory entry (flag)
Exit conditions: None
INSCHR
Inserts a character in a file.
Entry Address (Hex): 6B61
Entry conditions: $A=$ character to insert
$\mathrm{HL}=$ address to insert character
Exit conditions: $\mathrm{HL}=\mathrm{HL}+\mathrm{l}$ Carry: Set if out of memory

## MAKHOL

Inserts $\alpha$ specified number of spaces in $\alpha$ file.
Entry Address (Hex): 6B6D
Entry conditions: $\mathrm{BC}=$ number of spaces to insert
$\mathrm{HL}=$ address to insert spaces
Exit conditions: HL and BC are preserved
Carry : Set if out of memory

## MASDEL

Deletes specified number of characters.
Entry Address (Hex): 6B9F
Entry conditions: $\mathrm{BC}=$ number of characters to delete
HL = address of deletion
Exit conditions: HL and BC are preserved

## Other Routines

INITIO
Cold start reset.Entry Address (Hex): 6CD6
Entry conditions: None
Exit conditions: None
IOINIT
Warm start reset.
Entry Address (Hex): 6CE0Entry conditions: NoneExit conditions: None
MENU
Goes to Main Menu.
Entry Address (Hex): ..... 5797
Entry conditions: None
Exit conditions: None
MUSIC
Makes tone.
Entry Address (Hex): 72C5
Entry conditions: DE = frequency (See Owner'smanual)$B=$ duration (See Owner'smanual)
Exit conditions: None
TIME
Read System TIME.
Entry Address (Hex): ..... 190F
Entry conditions: HL = address of 8-byte area for TIME
Exit conditions: HL $\Theta$ TIME (hh:mm:ss)
DATE
Reads system DATE.
Entry Address (Hex): ..... 192F
Entry conditions: HL = address of 8-byte area for DATEExit conditions: HL $\rightarrow$ DATE (mm/dd/yy)

## DAY

Reads system DAY of the week.
Entry Address (Hex): 1962
Entry conditions: HL = address of 3 byte area for DAY Exit conditions: HL $\rightarrow$ DAY (ddd)

| Decimal | Hex | Binary | Printed Character | Keyboard Character |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 00 | 00000000 |  | CTRD (@) |
| 1 | 01 | 00000001 |  | CTRD A |
| 2 | 02 | 00000010 |  | CTRD $B$ |
| 3 | 03 | 00000011 |  | CTRDC |
| 4 | 04 | 00000100 |  | CTRDD |
| 5 | 05 | 00000101 |  | CTRDE |
| 6 | 06 | 00000110 |  | CTRL $F$ |
| 7 | 07 | 00000111 |  | CTRLD G |
| 8 | 08 | 00001000 |  | CThD H |
| 9 | 09 | 00001001 |  | CTRLI |
| 10 | OA | 00001010 |  | (CTRC J |
| 11 | OB | 00001011 |  | (CTRD K |
| 12 | 0 C | 00001100 |  | (CTRD L |
| 13 | OD | 00001101 |  | CTRD M |
| 14 | OE | 00001110 |  | CTRD N |
| 15 | OF | 00001111 |  | CTRD O |
| 16 | 10 | 00010000 |  | (CTAD $P$ |
| 17 | 11 | 00010001 |  | CTRDQ |
| 18 | 12 | 00010010 |  | (CTRD R |
| 19 | 13 | 00010011 |  | CTRD S |
| 20 | 14 | 00010100 |  | CTRD T |
| 21 | 15 | 00010101 |  | CTRD U |
| 22 | 16 | 00010110 |  | CTRDV |
| 23 | 17 | 00010111 |  | CTRD W |
| 24 | 18 | 00011000 |  | CTRD X |
| 25 | 19 | 00011001 |  | (CTRD Y |
| 26 | 1 A | 00011010 |  | CTfic $Z$ |
| 27 | 1 B | 00011011 |  | (ESC) |
| 28 | 1C | 00011100 |  | $\rightarrow$ |
| 29 | 1D | 00011101 |  | (4) |
| 30 | 1 E | 00011110 |  | (4) |
| 31 | 1F | 00011111 |  | ( |
| 32 | 20 | 00100000 |  | (SPACEEAR) |
| 33 | 21 | 00100001 | 1 | 1 |


| Decimal | Hex | Binary | Printed Character | Keyboard Character |
| :---: | :---: | :---: | :---: | :---: |
| 172 | AC | 10101100 | 1/4 | ( $\operatorname{cose}$ ) $p$ |
| 173 | AD | 10101101 | 3/4 | (cose ; |
| 174 | AE | 10101110 | 1/2 | (COOE / |
| 175 | AF | 10101111 | 1 | COOE 0 |
| 176 | B0 | 10110000 | ¥ | (6) $\mathrm{S}^{1} 7$ |
| 177 | B1 | 10110001 | A | (CODE A |
| 178 | B2 | 10110010 | 0 | COOE O |
| 179 | B3 | 10110011 | U | CODE U |
| 180 | B4 | 10110100 | c | (GAP牛6 |
| 181 | B5 | 10110101 | - | (COOE [ |
| 182 | B6 | 10110110 | a | (cose a |
| 183 | B7 | 10110111 | 0 | COOE 0 |
| 184 | B8 | 10111000 | $u$ | CODE u |
| 185 | B9 | 10111001 | B | COOES |
| 186 | BA | 10111010 | ${ }_{\text {M }}$ | COOEE T |
| 187 | BB | 10111011 | e | (CODE) d |
| 188 | BC | 10111100 | u | COOE) |
| 189 | BD | 10111101 | è | $\operatorname{Cose} \mathrm{V}$ |
| 190 | BE | 10111110 |  | COOEE) = |
| 191 | BF | 10111111 | $\underline{F}$ | COOE F |
| 192 | CO | 11000000 | â | CODE 1 |
| 193 | Cl | 11000001 | è | COOE 3 |
| 194 | C2 | 11000010 | i | CODE 8 |
| 195 | C3 | 11000011 | 0 | (C00) 9 |
| 196 | C4 | $\cdot 11000100$ | ú | Cose 7 |
| 197 | C5 | 11000101 | , | COODE - |
| 198 | C6 | 11000110 | e | CODE e |
| 199 | C7 | 11000111 | i | CODE ${ }^{\text {a }}$ |
| 200 | C8 | 11001000 | a | $\operatorname{cosen} \mathrm{q}$ |
| 201 | C9 | 11001001 | 1 | CODE k |
| 202 | CA | 11001010 | 0 | C0005) 1 |
| 203 | CB | 11001011 | ú | $\operatorname{CODE})^{1}$ |
| 204 | CC | 11001100 | $y$ | CODE) y |
| 205 | CD | 11001101 | ñ | (CODE) $n$ |
| 206 | CE | 11001110 | a | $(\operatorname{CODE}) 2$ |

"For lowercase letters a-z, be sure CAPS LOCX) is not pressed "down."

## Decimal Hex Binary Printed Keyboard Character Character

| 207 | CF | 11001111 | $\bigcirc$ | (CODE) |
| :---: | :---: | :---: | :---: | :---: |
| 208 | D0 | 11010000 | Á | $(\operatorname{Cose})$ ! |
| 209 | D1 | 11010001 | Ê | ( $\operatorname{CODEE}$ \# |
| 210 | D2 | 11010010 | I | (CODE)* |
| 211 | D3 | 11010011 | ô | $\operatorname{Cose\theta }($ |
| 212 | D4 | 11010100 | U | $(\operatorname{COOE}) \&$ |
| 213 | D5 | 11010101 | 1 | CCOEE 1 |
| 214 | D6 | 11010110 | E | ( $\operatorname{CODEE}$ E |
| 215 | D7 | 11010111 | $E$ | Coose 0 |
| 216 | D8 | 11011000 | A | CODE) Q |
| 217 | D9 | 11011001 | 1 | CODE)K |
| 218 | DA | 11011010 | 0 | (CODE) L |
| 219 | DB | 11011011 | U | CODE J |
| 220 | DC | 11011100 | $\dot{Y}$ | COOE $Y$ |
| 221 | DD | 11011101 | U | COOEE $<$ |
| 222 | DE | 11011110 | E | CODE V |
| 223 | DF | 11011111 | A | COOE $X$ |
| 224 | ED | 11100000 |  | GFPHI $Z$ |
| 225 | E1 | 11100001 | - (upper lett) | GAPH ${ }^{\text {I }}$ |
| 226 | E2 | 11100010 | - (upper right) | GRPPH $(a$ |
| 227 | E3 | 11100011 | - (lower left) | (GRPH) \# |
| 228 | E4 | 11100100 | - (lower right | (GRP\% \$ |
| 229 | E5 | 11100101 | $\underline{1}$ | GRPV \% |
| 230 | E6 | 11100110 | ${ }^{1}$ | (6PP1 |
| 231 | E7 | 11100111 | - (upper) | (GRPH Q |
| 232 | E8 | 11101000 | - (lower) | (crap W |
| 233 | E9 | 11101001 | 1 (left) | ERPHE |
| 234 | EA | 11101010 | \| (right) | GRPH R |
| 235 | EB | 11101011 | $\Gamma$ | CGPFH A |
| 236 | EC | 11101100 | $\square$ | GAPH S |
| 237 | ED | 11101101 | 5 | GRPM D |
| 238 | EE | 11101110 | - | GRPH F |
| 239 | EF | 11101111 | - | GEPR X |
| 240 | FO | 11110000 | r | (GPPH) $U$ |
| 241 | F1 | 11110001 | - | CAPM P |

Decimal Hex Binary Printed Keyboard Character Character

| 242 | F2 | 11110010 | ᄀ | CPFPH) O |
| :---: | :---: | :---: | :---: | :---: |
| 243 | F3 | 11110011 | T |  |
| 244 | F4 | 11110100 | + | (CPPH) J |
| 245 | F5 | 11110101 | 1 | ( 6 PT ${ }^{\text {a }}$ |
| 246 | F6 | 11110110 | ᄂ | (fiphill M |
| 247 | F7 | 11110111 | $\lrcorner$ | ( C 納 $>$ |
| 248 | F8 | 11111000 | $\perp$ | (5ish) $<$ |
| 249 | F9 | 11111001 | $-1$ | (68PNL |
| 250 | FA | 11111010 | $+$ | (CPPH)K |
| 251 | FB | 11111011 | $\square$ | (Cifer ${ }^{\text {ch }}$ |
| 252 | FC | 11111100 |  | ( 6 FPH) T |
| 253 | FD | 11111101 |  | (CFPH) G |
| 254 | FE | 11111110 |  | ( $\mathrm{C}=3 \mathrm{P}+\mathrm{H}$ ) Y |
| 255 | FF | 11111111 |  | (CiFH) C |

## REFERENCE G/ 8085 INSTRUCTION SET

## What the Instruction Set Is

A computer, no matter how sophisticated, can do only what it is instructed to do. A program is a sequence of instructions, each of which is recognized by the computer and causes it to perform an operation. Once a program is placed in memory space that is accessible to your CPU, you may run that same sequence of instructions as often as you wish to solve the same problem or to do the same function. The set of instructions to which the 8085A CPU will respond is permanently fixed in the design of the chip.
Each computer instruction allows you to initiate the performance of a specific operation. The 8085A implements a group of instructions that move data between registers, between a register and memory, and between a register and an I/O port. It also has arithmetic and logic instructions, conditional and unconditional branch instructions, and machine control instructions. The CPU recognizes these instructions only when they are coded in binary form.

## Symbols and Abbreviations:

| The following symbols and abbreviations are used in the |  |
| :--- | :--- |
| subsequent description of the 8085A instructions: |  |
| SYMBOLS | MEANING |
| accumulator | Register A |
| addr | l6-bit address quantity |
| data | 8-bit quantity |
| data 16 | l6-bit data quantity |
| byte 2 | The second byte of the instruction |
| byte 3 | The third byte of the instruction |
| port | 8-bit address of an I/O device |
| r,rl,r2 | One of the registers A,B,C,D, |
|  | E,H,L |
| TDD,SSS | The bit pattern designating one of |
|  | the registers A,B,C,D,E,H,L (DDD |
|  | $=$ destination, SSS = source): |
|  | DDD |
|  | or SSS |
|  | 111 |

One of the register pairs:
$B$ represents the $B, C$ pair with $B$ as the high-order register and C as the low-order register;
D represents the D,E pair with D as the high-order register and E as the low-order register;
H represents the $\mathrm{H}, \mathrm{L}$ pair with H as the high-order register and L as the low-order register;
SP represents the 16 -bit stack pointer register.

RP
rh
rl

> PC

LABEL

The bit pattern designating one of the register pairs B,D,H,SP:

REGISTER
RP
00
01
10
11
The first (high-order) register of a designated register pair.
The second (low-order) register of $\alpha$ designated register pair.
16-bit program counter register (PCH and PCL are used to refer to the high-order and low-order 8 bits respectively).
16-bit stack pointer register (SPH and SPL are used to refer to the high-order and low-order 8 bits respectively.)
Bit $m$ of the register $r$ (bits are number 7 through 0 from left to right).
16-bit address of subroutine.

|  | The condition flags: |
| :---: | :---: |
| Z | Zero |
| S | Size |
| P | Parity |
| CY | Carry |
| AC | Auxiliary Carry |
| () | The contents of the memory locotion or registers enclosed in the parentheses. |
|  | "Is transferred to" |
|  | Logical AND |
|  | Exclusive OR |
|  | Inclusive OR |
| + | Addition |
| - | Two's complement subtraction |
| * | Multiplication |
|  | "Is exchanged with" |
| - | The one's complement (e.g., ( $\overline{\mathrm{A})}$ ) |
| n | The restart number 0 through 7 |
| NNN | The binary representation 000 through 111 for restart number 0 through 7 respectively. |

The instruction set encyclopedia is a detailed description of the $8085 \AA$ instruction set. Each instruction is described in the following manner:

1. The MCS-85 macro assembler format, consisting of the instruction mnemonic and operand fields, is printed in BOLDFACE on the first line.
2. The name of the instruction is listed to the right of the mnemonic.
3. The next lines contain a symbolic description of what the instruction does.
4. This is followed by $\alpha$ narrative description of the operation of the instruction.

## Instruction and Data Formats

Memory used in the MCS-85 system is organized in 8-bit bytes. Each byte has a unique location in physical memory. That location is described by one of a sequence of 16 -bit binary addresses. The 8085A can address up to 64 K ( $\mathrm{K}=1024$, or $2^{10}$; hence, 64 K represents the decimal number 65,536 ) bytes of memory, which may consist of both random-access, read-write memory (RAM) and read-only memory (ROM), which is also random-access.

Data in the 8085 A is stored in the form of 8-bit binary integers.

When a register or data word contains a binary number, it is necessary to establish the order in which the bits of the number are written. In the Intel 8085A, BIT 0 is referred to as the Least Significant Bit (LSB), and BIT 7 (of an 8-bit number) is referred to as the Most Significant Bit (MSB).
An 8085A program instruction may be one, two or three bytes in length. Multiple-byte instructions must be stored in successive memory locations; the address of the first byte is always used as the address of the instruction. The exact instruction format will depend on the particular operation to be executed.

## Addressing Modes:

Often the data that is to be operated on is stored in memory. When multi-byte numeric data is used, the data, like instructions, is stored in successive memory locations, with the least significant byte first, followed by increasingly significant bytes. The 8085A has four different modes for addressing data stored in memory or in registers:

- Direct - Bytes 2 and 3 of the instruction contain the exact memory address of the data item (the loworder bits of the address are in byte 2, the highorder bits in byte 3 ).
- Register - The instruction specifies the register or register pair in which the data is located.
- Register Indirect - The instruction specifies a register pair which contains the memory address where the data is located (the high-order bits of the address are in the first register of the pair the low-order bits in the second).
- Immediate - The instruction contains the data itself. This is either an 8-bit quantity or a 16 -bit quantity (least significant byte first, most significant byte second).

Unless directed by an interrupt or branch institution, the execution of instructions proceeds through consecutively increasing memory locations. A branch instruction can specify the address of the next instruction to be executed in one of two ways:

- Direct - The branch instruction contains the address of the next instruction to be executed. (Except for the 'RST' instruction, byte 2 contains the loworder address and byte 3 the high-order address.)
- Register Indirect - The branch instruction indicates a register-pair which contains the address of the next instruction to be executed. (The high-order bits of the address are in the first register of the pair, the low-order bits in the second.)

The RST instruction is a special one-byte call instruction (usually used during interrupt sequences.). RST includes a three-bit field; program control is transferred to the instruction whose address is eight times the contents of this threebit field.

## Condition Flags:

There are five condition flags associated with the execution of instructions on the 8085A. They are Zero, Sign, Parity, Carry, and Auxiliary Carry. Each is represented by a l-bit register (or flip-flop) in the CPU. A flag is set by forcing the bit to $l$ : it is reset by forcing the bit to 0 .
Unless indicated otherwise, when an instruction affects a flag, it affects it in the following manner:
Zero: If the result of an instruction has the value 0 . this flag is set; otherwise it is reset.
Sign: If the most significant bit of the result of the operation has the value l, this flag is set; otherwise it is reset.
Parity: If the modulo 2 sum of the bits of the result of the operation is 0 , (i.e., if the result has even parity), this flag is set; otherwise it is reset (i.e., if the result has odd parity).

Carry: If the instruction resulted in a carry (from addition) or a borrow (from subtraction or a comparison) out of the high-order bit, this flag is set; otherwise it is reset.

Auxiliary If the instruction caused a carry out of bit 3 and Carry: into bit 4 of the resulting value, the auxiliary carry is set; otherwise it is reset. This flag is affected by single-precision additions, subtractions, increments, decrements, comparisons, and logical operations, but is principally used with additions and increments preceding $\alpha$ DAA (Decimal Adjust Accumulator) instruction.

## Instruction Set Encyclopedia

In the ensuing 22 pages, the complete 8085 A instruction set is described, grouped in order under five different functional headings, as follows:

1. Data Transfer Group - Moves data between registers or between memory locations and registers. Includes moves, loads, stores, and exchanges. (See below).
2. Arithmetic Group - Adds, subtracts, increments, or decrements data in registers or memory. (See pages 5-13.)
3. Logic Group - ANDs, ORs, XORs, compares, rotates, or complements data in registers or between memory and a register (See page 5-16.)
4. Branch Group - Initiates conditional or unconditional jumps, calls, returns, and restarts. (See page 5-20.)
5. Stack, I/O, and Machine Control Group - Includes instructions for maintaining the stack, reading from input ports, writing to output ports, setting and clearing flags. (See page 5-22.)

The formats described in the encyclopedia reflect the assembly language processed by Intel-supplied assembler, used with the Intellec ${ }^{\circledR}$ development systems.

## Data Transfer Group

This group of instructions transfers data to and from registers and memory. Condition flags are not affected by any instruction in this group.

MOV r1, 22
Move Register
$(\mathrm{rl}) \leftarrow(\mathrm{r} 2)$
The content of register r 2 is moved to register rl .

MOV $r, \mathrm{M}$
Move from memory
$(\mathrm{r}) \leftarrow((\mathrm{H})(\mathrm{L}))$
The content of the memory location, whose address is in registers H and L ، is moved to register r .

MOV M. $\boldsymbol{r}$
Move to memory
$(\mathrm{H}))(\mathrm{L})) \leftarrow(\mathrm{r})$
The content of register $r$ is moved to the memory location whose address is in registers $H$ and $L$.

MVI r, data
Move Immediate
$(\mathrm{r}) \leftarrow$ (byte 2)
The content of byte 2 of the instruction is moved to register $r$.

All mnemonics copynght Intel Corporation 1985
$((\mathrm{H})(\mathrm{L})) \leftarrow$ (byte 2)
The content of byte 2 of the instruction is moved to the memory location whose address is in registers H and L .

LXI $r p$, data 16
Load register pair immediate
(rh) $\leftarrow$ (byte 3 ),
(rl) $\leftarrow$ (byte 2)
Byte 3 of the instruction is moved into the high-order register (rh) of the register pair rp. Byte 2 of the instruction is moved into the low-order register ( rl ) of the register pair rp .

LDA $\operatorname{addr}$
Load Accumulator direct
$(A) \leftarrow($ (byte 3$)($ byte 2$))$
The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register A.

STA $a d d r$
Store Accumulator direct
$(($ byte 3$)$ (byte 2$)) \leftarrow$ (A)
The content of the accumulator is moved to the memory location whose address is specified in byte 2 and byte 3 of the instruction.

## LHLD addr

Load H and L direct
(L) $\leftarrow($ (byte 3$)$ (byte 2 ))
(H) $\leftarrow($ (byte 3) (byte 2) +1$)$

The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register L. The content of the memory location at the succeeding address is moved to register H .
All mnemonics copyright Intel Corporation 1985

## SHLD addr

Store H and L direct
((byte 3)(byte 2)) $\leftarrow$ (L)
((byte 3)(byte 2) +l ) $\leftarrow$ (H)
The content of register $L$ is moved to the memory location whose address is specified in byte 2 and byte 3 . The content of register H is moved to the succeeding memory location.

## LDAX rp

Load accumulator indirect

## (A) $\quad((\mathrm{rp}))$

The content of the memory location, whose address is in the register pair rp, is moved to register A. Note: only register pairs $\mathrm{rp}=\mathrm{B}$ (registers B and C ) or $\mathrm{rp}=\mathrm{D}$ (registers D and E ) may be specified.

## STAX rp

Store accumulator indirect
$((\mathrm{rp})) \leftarrow(\bar{A})$
The content of register $A$ is moved to the memory location whose address is in the register pair rp. Note: only register pairs $\mathrm{rp}=\mathrm{B}$ (registers B and C ) or $\mathrm{rp}=\mathrm{D}$ (registers D and E ) may be specified.

XCHG
Exchange H and L with D and E
$(\mathrm{H}) \leftrightarrow(\mathrm{D})$
$(\mathrm{L}) \longrightarrow(\mathrm{E})$
The contents of registers H and L are exchanged with the contents of registers D and E .

This group of instructions performs arithmetic operations on data in registers and memory.
Unless indicated otherwise, all instructions in this group affect the Zero. Sign, Parity, Carry, and Auxiliary Carry flags according to the standard rules.
All subtraction operations are performed via two's complement arithmetic and set the carry flag to one to indicate a borrow and clear it to indicate no borrow.

ADD $r$
Add Register

$$
(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{r})
$$

The content of register $r$ is added to the content of the accumulator. The result is placed in the accumulator.

## ADD M

Add memory
$(\mathrm{A}) \leftarrow(\mathrm{A})+((\mathrm{H})(\mathrm{L}))$
The content of the memory location whose address is contained in the H and L registers is added to the content of the accumulator. The result is placed in the accumulator.

ADI data
Add immediate
$(\mathrm{A}) \leftarrow(\mathrm{A})+$ (byte 2 )
The content of the second byte of the instruction is added to the content of the accumulator. The result is placed in the accumulator.

ADC $r$
Add Register with carry
$(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{r})+(\mathrm{CY})$
The content of register r and the content of the carry bit are added to the content of the accumulator. The result is placed in the accumulator.
All mnemonics copyright Intel Corporation 1985

## ADC M

Add memory with corry
$(\mathrm{A}) \leftarrow(\mathrm{A})+((\mathrm{H})(\mathrm{L}))+(\mathrm{CY})$
The content of the memory location whose address is contained in the H and L registers and the content of the CY flag are added to the accumulator. The result is placed in the accumulator.

## ACI data

Add immediate with carry
$(\mathrm{A}) \leftarrow(\mathrm{A})+($ byte 2$)+(\mathrm{CY})$
The content of the second byte of the instruction and the content of the CY flag are added to the contents of the accumulator. The result is placed in the accumulator.

SUB $r$
Subtract Register
$(\mathrm{A}) \leftarrow(\mathrm{A})-(\mathrm{r})$
The content of register $r$ is subtracted from the content of the accumulator. The result is placed in the accumulator.

## SUB M

Subtract memory
$(\mathrm{A}) \leftarrow(\mathrm{A})-((\mathrm{H})(\mathrm{L}))$
The content of the memory location whose address is contained in the H and L registers is subtracted from the content of the accumulator. The result is placed in the accumulator.

SUI data
Subtract immediate
(A) $\leftarrow$ (A) - (byte 2)

The content of the second byte of the instruction is subtracted from the content of the accumulator. The result is placed in the accumulator.

All mnemonics copyright Intel Corporation 1985
$(\mathrm{A}) \leftarrow(\mathrm{A})-(\mathrm{r})-(\mathrm{CY})$
The content of register $r$ and the content of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.

SBB M
Subtract memory with borrow
$(\mathrm{A}) \leftarrow(\mathrm{A})-((\mathrm{H})(\mathrm{L}))-(\mathrm{CY})$
The content of the memory location whose address is contained in the H and L registers and the content of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.

## SBI data

Subtract immediate with borrow

$$
(A) \leftarrow(A)-(\text { byte } 2)-(C Y)
$$

The contents of the second byte of the instruction and the contents of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.

INR $r$
Increment Register
(r) $\leftarrow(\mathrm{r})+1$

The content of register $r$ is incremented by one. Note: All condition flags except CY are affected.

INR M
Increment memory
$((\mathrm{H})(\mathrm{L})) \leftarrow((\mathrm{H})(\mathrm{L}))+1$
The content of the memory location whose address is contained in the H and L registers is incremented by one. Note: All condition flags except CY are affected.

All mnemonics copyright Intel Corporation 1985

## DCR $r$

$(\mathrm{r}) \leftarrow(\mathrm{r})-1$
The content of register $r$ is decremented by one. Note: All condition flags except CY are affected.

DCR M
Decrement memory
$((\mathrm{H})(\mathrm{L})) \leftarrow((\mathrm{H})(\mathrm{L}))-1$
The content of the memory location whose address is contained in the H and L registers is decremented by one. Note: All condition flags except CY are affected.

INX rp
Increment register pair
$(\mathrm{rh})(\mathrm{rl}) \leftarrow(\mathrm{rh})(\mathrm{rl})+\mathrm{l}$
The content of the register pair rp is incremented by one.
Note: No condition flags are affected.

DCX $r p$
$(\mathrm{rh})(\mathrm{rl}) \leftarrow(\mathrm{rh})(\mathrm{rl})-\mathrm{l}$
The content of the register pair rp is decremented by one.
Note: No condition flags are affected.

DAD rp
Add register pair to H and L
(H) (L) $\leftarrow$ (H) (L) $+(\mathrm{rh})(\mathrm{rl})$

The content of the register pair rp is added to the content of the register pair $H$ and $L$. The result is placed in the register pair H and L . The result is placed in the register pair H and L. Note: Only the CY flag is affected. It is set if there is a carry out of the double precision add; otherwise it is reset.

All mnemonics copyright Intel Corporation 1985

DAA Decimal Adjust Accumulator

The eight-bit number in the accumulator is adjusted to form two four-bit Binary-Coded-Decimal digits by the following process:

1. If the value of the least significant 4 bits of the accumulator is greater than 9 or if the CY flag is set, 6 is added to the most significant 4 bits of the accumulator.

Note: All flags are affected.

## Logical Group

This group of instructions performs logical (Boolean) operations on data in registers and memory and on condition flags.

Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Auxiliary Carry, and Carry flags according to the standard rules.

ANA $r$
AND Register
$(\mathrm{A}) \leftarrow(\mathrm{A}) \quad$ ( r$)$
The content of register $r$ is logically ANDed with the content of the accumulator. The result is placed in the accumulator. The CY flag is cleared and AC is set (8085). The CY flag is cleared and AC is set to the OR'ing of bits 3 of the operands (8080).

ANA M
AND memory
$(\mathrm{A}) \leftarrow(\mathrm{A}) \quad((\mathrm{H})(\mathrm{L}))$
The contents of the memory location whose address is contained in the H and L registers is logically ANDed with the content of the accumulator. The result is placed in the accumulator. The CY flag is cleared and AC is set (8085). The CY flag is cleared and AC is set to the OR'ing of bits 3 of the operands (8080).

ANI data
AND immediate
(A) $\leftarrow$ (A) (byte 2)

The content of the second byte of the instruction is logically ANDed with the contents of the accumulator. The result is placed in the accumulator. The CY flag is cleared and AC is set (8085). The CY flag is cleared and AC is set to the OR'ing of bits 3 of the operands (8080).

## XRA $r$

Exclusive OR Register

$$
(A) \leftarrow(A) \quad(r)
$$

The content of register $r$ is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.

## XRA M

Exclusive OR Memory $(\mathrm{A}) \leftarrow(\mathrm{A}) \quad((\mathrm{H})(\mathrm{L}))$
The content of the memory location whose address is contained in the H and L registers is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.

XRI data
(A) $\leftarrow$ (A) (byte 2)

The content of the second byte of the instruction is exclusiveOR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.

ORA ${ }_{r}$
OR Register

$$
(A) \leftarrow(A) V(r)
$$

The content of register $r$ is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.

ORA M
OR memory
$(\mathrm{A}) \leftarrow(\mathrm{A}) \mathrm{V}(\mathrm{H})(\mathrm{L}))$
The content of the memory location whose address is contained in the H and L registers is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.

ORI data
OR Immediate
$(A) \leftarrow(A)$ V (byte 2)
The content of the second byte of the instruction is inclusiveOR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.
(A) $-(\mathrm{r})$

The content of register $r$ is subtracted from the accumulator. The accumulator remains unchanged. The condition flags are set as a result of the subtraction. The Z flag is set to 1 of $(\mathbb{A})=(\mathrm{r})$. The CY flag is set to 1 if $(\boldsymbol{A})<(\mathrm{r})$.

## CMP M

Compare memory
(A) $-((\mathrm{H})(\mathrm{L}))$

The content of the memory location whose address is contained in the H and L registers is subtracted from the accumulator. The accumulator remains unchanged. The condition flags are set as a result of the subtraction. The $Z$ flag is set to 1 it $(A)=((H)(L))$. The CY flag is set to $1 \mathrm{if}(A)<((\mathrm{H})(\mathrm{L}))$.

## CPI data

Compare immediate (A) - (byte 2)

The content of the second byte of the instruction is subtracted from the accumulator. The condition flags are set by the result of the subtraction. The Z flag is set to l if $(A)=$ (byte 2). The CY flag is set to 1 if $(\mathbb{A})<$ (byte 2).

## RLC

Rotate left
$\left(A_{n+1}\right) \leftarrow\left(A_{n}\right) ;\left(A_{0}\right) \leftarrow\left(A_{7}\right)$
$(\mathrm{CY}) \leftarrow\left(\mathrm{A}_{7}\right)$
The content of the accumulator is rotated left one position. The low order bit and the CY flag are both set to the value shifted out of the high order bit position. Only the CY flag is affected.
$\left(A_{n}\right) \leftarrow\left(A_{n+1}\right) ;\left(A_{7}\right) \leftarrow\left(A_{0}\right)$
$(C Y) \leftarrow\left(A_{0}\right)$
The content of the accumulator is rotated right one position. The high order bit and the CY flag are both set to the value shifted out of the low order bit position. Only the CY flag is affected.

RAL
Rotate left through carry
$\left(A_{n+1}\right) \leftarrow\left(A_{n}\right) ;(C Y) \leftarrow\left(A_{7}\right)$
$\left(A_{0}\right) \leftarrow(C Y)$
The content of the accumulator is rotated left one position through the CY flag. The low order bit is set equal to the CY flag and the CY flag is set to the value shifted out of the high order bit. Only the CY flag is affected.

## RAR

Rotate right through carry

$$
\begin{aligned}
& \left(A_{\mathrm{n}}\right) \leftarrow\left(A_{\mathrm{n}+1}\right) ;(\mathrm{CY}) \leftarrow\left(A_{0}\right) \\
& \left(A_{7}\right) \leftarrow(\mathrm{CY})
\end{aligned}
$$

The content of the accumulator is rotated right one position through the CY flag. The high order bit is set to the CY flag and the CY flag is set to the value shifted out of the low order bit. Only the CY flag is affected.

## CMA

Complement accumulator
$(\mathrm{A}) \leftarrow(\overline{\mathrm{A}})$
The contents of the accumulator are complemented (zero bits become 1 , one bits become 0 ). No flags are affected.

## CMC

$(C Y) \leftarrow(\overline{C Y})$
The CY flag is complemented. No other flags are affected.

## STC

Set carry
(CY) $\leftarrow 1$
The CY flag is set to 1 . No other flags are affected.

## Branch Group

This group of instructions alter normal sequential program flow.

Conditional flags are not affected by any instruction in this group.

The two types of branch instructions are unconditional and conditional. Unconditional transfers simply perform the specified operation on register PC (the program counter). Conditional transfers examine the status of one of the four processor flags to determine if the specified branch is to be executed. The conditions that may be specified are as follows:

CONDITION

NZ - not zero $(\mathrm{Z}=0)$
Z - zero ( $\mathrm{Z}=1$ )
NC - no carry ( $\mathrm{CY}=0$ ) C - carry (CY=1)
PO - parity odd ( $\mathrm{P}=0$ ) 00
OE - parity even $(\mathrm{P}=1) \quad 101$
P - plus ( $\mathrm{S}=0$ )

$$
\begin{array}{ll}
\mathrm{P}-\operatorname{plus}(\mathrm{S}=0) & 110 \\
\mathrm{M}-\operatorname{minus}(\mathrm{S}=1) & 111
\end{array}
$$

CCC

## 000

001
010
011

JMP addr
(PC) $\leftarrow$ (byte 3) (byte 2)
Control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction.

## Jcondition $a d d r$

Conditional jump
IF (CCC),
(PC) $\leftarrow$ (byte 3) (byte 2)
If the specified condition is true, control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction; otherwise, control continues sequentially.

## CALL addr

$((\mathrm{SP})-1) \leftarrow(\mathrm{PCH})$
$((\mathrm{SP})-2)-(\mathrm{PCL})$
$(\mathrm{SP}) \leftarrow(\mathrm{SP})-2$
(PC) $\leftarrow$ (byte 3) (byte 2)
The high-order eight bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by 2 . Control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction.

## Ccondition addr

IF (CCC),
$((\mathrm{SP})-1) \leftarrow(\mathrm{PCH})$
$((\mathrm{SP})-2) \leftarrow(\mathrm{PCL})$
(SP) $\leftarrow$ (SP) -2
(PC) $\leftarrow$ (byte 3) (byte 2)
If the specified condition is true, the actions specified in the CALL instruction (see above) are performed; otherwise, control continues sequentially.

## RET

Return
$(\mathrm{PCL}) \leftarrow((\mathrm{SP})) ;$
$(\mathrm{PCH}) \leftarrow((\mathrm{SP})+1) ;$
$(\mathrm{SP}) \leftarrow(\mathrm{SP})+2$;
The content of the memory location whose address is specified in register SP is moved to the low-order eight bits of register PC. The content of the memory location whose address is one more than the content of register SP is moved to the high-order eight bits of register PC. The content of register SP is incremented by 2.

Rcondition
Conditional return
If (CCC),
$(\mathrm{PCL}) \leftarrow((\mathrm{SP}))$
$(\mathrm{PCH}) \leftarrow((\mathrm{SP})+1)$
$(\mathrm{SP})-(\mathrm{SP})+2$
If the specified condition is true, the actions specified in the RET instruction (see above) are performed; otherwise, control continues sequentially.

$$
\operatorname{RST}_{n}
$$

$$
\begin{aligned}
& ((\mathrm{SP})-1) \leftarrow(\mathrm{PCH}) \\
& ((\mathrm{SP})-2) \leftarrow(\mathrm{PCL}) \\
& (\mathrm{SP}) \leftarrow(\mathrm{SP})-2 \\
& (\mathrm{PC}) \leftarrow 8^{*}(\mathrm{NNN})
\end{aligned}
$$

The high-order eight bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two. Control is transferred to the instruction whose address is eight times the content of NNN.

PCHL
Jump H and L indirect move H and L to PC
$(\mathrm{PCH}) \leftarrow(\mathrm{H})$
$(\mathrm{PCL}) \leftarrow(\mathrm{L})$
The content of register H is moved to the high-order eight bits of register PC. The content of register L is moved to the low-order eight bits of register PC.

## Stack, I/O, and Machine Control Group

This group of instructions performs I/O, manipulates the Stack, and alters internal control flags.
Unless otherwise specified, condition flags are not affected by any instructions in this group.

## PUSH rp

$((S P)-1) \leftarrow(\mathrm{rh})$
$((\mathrm{SP})-2) \leftarrow(\mathrm{rl})$
$((\mathrm{SP}) \leftarrow$ (SP) -2
The content of the high-order register of register pair rp is moved to the memory location whose address is one less than the content of register SP. The content of the low-order register of register pair rp is moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by 2 .

Note: Register pair rp = SP may not be specified.

## PUSH PSW

Push processor status word
$(\mathrm{SP})-1) \leftarrow(\mathrm{A})$
$((S P)-2)_{0} \leftarrow(C Y),((S P)-2)_{1} \quad X$
$((\mathrm{SP})-2)_{2} \leftarrow(\mathrm{P})_{1}((\mathrm{SP})-2)_{3} \quad \mathrm{X}$
$((S P)-2)_{4} \leftarrow(A C),((S P)-2)_{5} \quad X$
$((\mathrm{SP})-2)_{6} \leftarrow(\mathrm{Z}) .((\mathrm{SP})-2)_{7} \quad(\mathrm{~S})$
(SP) (SP) - 2 X: Undefined.
The content of register $A$ is moved to the memory location whose address is one less than register SP. The contents of the condition flags are assembled into a processor status word and the word is moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two.

POP $r p$
Pop
$(\mathrm{rl}) \leftarrow((\mathrm{SP}))$
$(\mathrm{rh}) \leftarrow((\mathrm{SP})+1)$
$(\mathrm{SP}) \leftarrow(\mathrm{SP})+2$
The content of the memory location, whose address is specified by the content of register SP, is moved to the low-order register of register pair rp. The content of the memory location, whose address is one more than the content of register SP , is moved to the high-order register of register rp. The content of register SP is incremented by 2.

Note: Register pair rp = SP may not be specified.

## POP PSW

Pop processor status word
$(\mathrm{CY}) \leftarrow((\mathrm{SP}))_{0}$
$(\mathrm{P}) \leftarrow((\mathrm{SP}))_{2}$
$(\mathrm{AC}) \leftarrow((\mathrm{SP}))_{4}$
$(\mathrm{Z}) \leftarrow((\mathrm{SP}))_{6}$
$(\mathrm{S}) \leftarrow((\mathrm{SP}))_{7}$
$(\mathrm{A}) \leftarrow((\mathrm{SP})+1)$
$(S P) \leftarrow(S P)+2$
The content of the memory location whose address is specified by the content of register $S P$ is used to restore the condition flags. The content of the memory location whose address is one more than the content of register SP is moved to register A. The content of register SP is incremented by 2.

## XTHL

Exchange stack top with H and L
$(\mathrm{L}) \longrightarrow((\mathrm{SP}))$
$(\mathrm{H}) \rightarrow((\mathrm{SP})+1)$
The content of the L register is exchanged with the content of the memory location whose address is specified by the content of register SP. The content of the H register is exchanged with the content of the memory location whose address is one more than the content of register SP.

## SPHL

Move HL to SP
$(\mathrm{SP}) \leftarrow(\mathrm{H})(\mathrm{L})$
The contents of registers H and L ( 16 bits) are moved to register SP.

## IN port

(A) $\leftarrow$ (data)

The data placed on the eight bit bi-directional data bus by the specified port is moved to register A.

## OUT port

(data) $\leftarrow$ ( A )
The content of register $\AA$ is placed on the eight bit bi-directional data bus for transmission to the specified port.

The interrupt system is enabled following the execution of the next instruction. Interrupts are not recognized during the El instruction.

Note: Placing an EI instruction on the bus in response to INTA during an INA cycle is prohibited. (8085)

## DI

Disable interrupts
The interrupt system is disabled immediately following the execution of the DI instruction. Interrupts are not recognized during the DI instruction.

Note: Placing a DI instruction on the bus in response to INTA during an INA cycle is prohibited. (8085)

HLT Halt
The processor is stopped. The registers and flags are unaffected. (8080) A second ALE is generated during the execution of HLT to strobe out the Halt cycle status information. (8085)

NOP
No op
No operation is performed. The registers and flags are unaffected.

The RIM instruction loads data into the accumulator relating to interrupts and the serial input. This data contains the following information:

- Current interrupt mask status for the RST 5.5, 6.5, and 7.5 hardware interrupts ( $1=$ mask disabled)
- Current interrupt enable flag status ( $1=$ interrupts enabled) except immediately following a TRAP interrupt. (See below.)
- Hardware interrupts pending (i.e., signal received but not yet serviced), on the RST 5.5, 6.5, and 7.5 lines.
- Serial input data.

Immediately following a TRAP interrupt, the RIM instruction must be executed as a part of the service routine if you need to retrieve current interrupt status later. Bit 3 of the accumulator is (in this special case only) loaded with the interrupt enable (IE) flag status that existed prior to the TRAP interrupt. Following an RST 5.5, 6.5, 7.5, or INTR interrupt, the interrupt flag flip-flop reflects the current interrupt enable status. Bit 6 of the accumulator (I7.5) is loaded with the status of the RST 7.5 flip-flop, which is always set (edge-triggered) by an input on the RST 7.5 input line, even when that interrupt has been previously masked. (See SIM Instruction.)

The execution of the SIM instruction uses the contents of the accumulator (which must be previously leaded) to perform the following functions:

- Program the interrupt mask for the RST 5.5, 6.5, and 7.5 hardware interrupt.
- Reset the edge-triggered RST 7.5 input latch.
- Load the SOD output latch.

To program the interrupt masks, first set accumulator bit 3 to 1 and set to 1 any bits 0,1 , and 2 , which disable interrupts RST 5.5, 6.5, and 7.5, respectively. Then do a SIM instruction. If accumulator bit 3 is 0 when the SIM instruction is executed, the interrupt mask register will not change. If accumulator bit 4 is $l$ when the SIM instruction is executed, the RST 7.5 latch is then reset. RST 7.5 is distinguished by the fact that its latch is always set by a rising edge on the RST 7.5 input pin, even if the jump to service routine is inhibited by masking. This latch remains high until cleared by a RESET IN, by a SIM instruction with accumulator bit 4 high, or by an internal processor acknowledge to an RST 7.5 interrupt subsequent to the removal of the mask (by a SIM instruction). The RESET IN signal always sets all three RST mask bits.
If accumulator bit 6 is at the 1 level when the SIM instruction is executed, the state of accumulator bit 7 is loaded into the SOD latch and thus becomes available for interface to an external device. The SOD latch is unaffected by the SIM instruction if bit 6 is 0 . SOD is always reset by the RESET IN signal.

## 8085A

8080A/8085A INSTRUCTION SET INDEX

| Instructian |  | Code | Bytes | T States |  | Mathine Cyeles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 8085A |  | 80804 |  |
| ACl | DATA |  | CE data | 2 | 7 | 7 | FR |
| ADC | REG | 1000 1SSS | 1 | 4 | 4 | F |
| ADC | M | 8 E | 1 | 7 | 7 | FR |
| ADD | REG | 1000 OSSS | 1 | 4 | 4 | F |
| ADD | M | 86 | 1 | 7 | 7 | F R |
| ADI | DATA | C6 data | 2 | 7 | 7 | FR |
| ANA | REG | 1010 0SSS | 1 | 4 | 4 | F |
| ANA | M | A6 | 1 | 7 | 1 | FR |
| ANI | JATA | E6 data | 2 | 7 | 7 | FR |
| CALL | LABEL | Colodar | 3 | 18 | 17 | SRRWW* |
| CC | LABEL | DC add: | 3 | 918 | 11/17 | SR*SARWW* |
| CM | LABEL | FCaddr | 3 | 9/18 | 11/17 | SR-/SRRWW* |
| CMA |  | 2 F | 1 | 4 | 4 | F |
| CMC |  | 3 F | 1 | 4 | 4 | $F$ |
| CMP | REG | 1011 tSSS | 1 | 4 | 4 | F |
| CMP | M | BE | 1 | 7 | 7 | FR |
| CNC | LABEL | D4 adtr | 3 | 9/18 | $11 / 17$ | SRo/S R R W W* |
| CNZ | LABEL | C4 addr | 3 | 9/18 | 11/17 | SR-/SRRWW* |
| CP | LABEL | F4 addr | 3 | 9/18 | 11/17 | SR*/SRRWW* |
| CPE | LABEL | EC addr | 3 | 9/:8 | 11/17 | SRe/SR R W W* |
| CPI | DATA | FE data | 2 | 7 | 7 | FR |
| CPO | LABEL | E4 addr | 3 | 918 | 1117 | SRe/SARWW* |
| CZ | LABEL | EC addr | 3 | 918 | 1117 | SRe/SRRWW* |
| DAA |  | 27 | 1 | 4 | 4 | F |
| DAD | RP | 008P 1001 | 1 | 10 | 10 | F B B |
| DCR | REG | 00SS S101 | 1 | 4 | 5 | F |
| DCR | M | 35 | 1 | 10 | 10 | F R W |
| DCX | RP | O0RP 1019 | 1 | 6 | 5 | $S^{*}$ |
| DI |  | F3 | 1 | 4 | 4 | $F$ |
| EI |  | FB | 1 | 4 | 4 | $F$ |
| HLT |  | 16 | 1 | 5 | 7 | FB |
| IN | PORT | DB data | 2 | 10 | 10 | FR |
| INR | REG | OOSS S100 | 1 | 4 | 5 | F* |
| INR | M | 34 | 1 | 10 | 10 | F R W |
| INX | RP | $00 \mathrm{RP}^{0011}$ | 1 | 6 | 5 | S |
| Jc. | LABEL | DA abdr | 3 | 7110 | 10 | FRFRRt |
| JM | LABEL | FAddr | 3 | $7 / 10$ | 10 | FR/FR R ${ }^{\text {t }}$ |
| JMP | LABEL | C3 addi | 3 | 10 | 10 | FR F |
| JNC | LABEL | O2 addr | 3 | $7 / 10$ | 10 | FRFR $\mathrm{R}^{\text {t }}$ |
| JNZ | LABEL | C.2 addr | 3 | 710 | 10 | FRFRR ${ }^{\text {F }}$ |
| JP | LABEL | F2 addr | 3 | 710 | 10 | FRFRR ${ }^{\text {f }}$ |
| JPE | LABEL | EA addr | 3 | $7 / 10$ | 10 | FRFRR ${ }^{\text {¢ }}$ |
| JPG | LABEL | E2 addr | 3 | $7 / 10$ | 10 | FRFRR ${ }^{\dagger}$ |
| J2 | LABEL | CA addr | 3 | $7 / 10$ | 10 | FR/FR $\mathrm{R}^{\dagger}$ |
| LDA | AJOR | 3 A addr | 3 | 13 | 13 | FRRA |
| LDAX | RP | $000 \times 1010$ | 1 | 7 | 7 | FR |
| LHLD | ADOR | 2A addr | 3 | 16 | 16 | FRRAR |
| LXI | RP DATA16 | 00RP 0001 detal6 | 3 | 10 | 10 | FRR |
| MOV | REG REG | 0100 DSSS | 1 | 4 | 5 | $\mathrm{F}^{*}$ |
| MOV | M REG | 0111 OSSS | 1 | 7 | 7 | FW |
| mov | REG M | 0100 D110 | 1 | 7 | 7 | FR |
| MVI | REG DATA | 0000 D110 data | 2 | 7 | 7 | FR |
| MVI | M DATA | 36 data | 2 | 10 | 10 | FRW |
| NOP |  | 00 | 1 | 4 | 4 | F |
| ORA | REG | 1011 0SSS | 1 | 4 | 4 | F |
| ORA | M | B6 | 1 | 7 | 7 | FR |
| ORI | DATA | F6 data | 2 | 7 | 7 | FR |

All mnemonics copyright Intel Corporation 1985

| Instruction |  | Code | Bytes | T States |  | Machine Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 8085A |  | 8080A |  |
| OUT | PORT |  | D.3 data | 2 | 10 | 10 | FR O |
| PCHL |  | E9 | 1 | 6 | 5 | S* |
| POP | RP | IIAP 0001 | 1 | 10 | 10 | FRA |
| PUSH | R $P$ | 11 RP 0101 | 1 | 12 | 11 | S W W* |
| RAL |  | 17 | 1 | 4 | 4 | $F$ |
| RAR |  | IF | 1 | 4 | 4 | F |
| RC |  | D8 | 1 | $6 / 12$ | 5/11 | S/S R R* |
| RET |  | CS | 1 | 10 | 10 | FRR |
| RIM ${ }^{8}$ | 5 A on $\mid \mathrm{y})$ | 20 | 1 | 4 | - | $F$ |
| RLC |  | 07 | 1 | 4 | 4 | F |
| RM |  | F8 | 1 | 6/12 | 5/11 | S/S R R ${ }^{+}$ |
| RNC |  | 100 | 1 | 6/12 | 5/11 | S/SR R ${ }^{\text {P }}$ |
| RNZ |  | co | 1 | 6/12 | 5/11 | S/S R R ${ }^{\text {* }}$ |
| RP |  | F0 | 1 | 6/12 | $5 / 11$ | S/S R R** |
| RPE |  | E8 | 1 | 6/12 | 5/11 | S/SR R** |
| RPO |  | E0 | 1 | $6 / 12$ | 5/11 | S/S R R ${ }^{\text {* }}$ |
| R RC |  | OF | 1 | 4 | 4 | F |
| RST | $N$ | $11 \times \times \times 111$ | 1 | 12 | 11 | S W W ${ }^{+}$ |
| R2 |  | C8 | 1 | $6 / 12$ | $5 / 11$ | S/S R R ${ }^{*}$ |
| SBB | REG | 1001 ISSS | 1 | 4 | 4 | F |
| SBB | M | 9E | 1 | 7 | 7 | FR |
| SBI | DATA | DE data | 2 | 7 | 7 | FR |
| SHLC | ADDR | 22 addr | 3 | 16 | 16 | FRRWW |
| SIM 180 | 5A only | 30 | 1 | 4 | - | F |
| SPHL |  | F9 | 1 | 6 | 5 | S* |
| STA | ADOR | 32 addr | 3 | 13 | 13 | FRRW |
| STAX | RP | $000 \times 0010$ | 1 | 7 | 7 | f $W$ |
| STC |  | 37 | 1 | 4 | 4 | F |
| SUB | REG | 1001 OSSS | 1 | 4 | 4 | F |
| SUB | M | 96 | 1 | 7 | 7 | FR |
| SUI | DATA | 06 data | 2 | 7 | 7 | FR |
| XCHG |  | EB | 1 | 4 | 4 | F |
| XRA | REG | 1010 1SSS | 1 | 4 | 4 | F |
| XRA | M | AE | 1 | 7 | 7 | F R |
| XRII | DATA | EE data | 2 | 7 | 7 | FR |
| XTHL |  | E3 | 1 | 16 | 18 | FARWW |


| Machme cycle types |  |  |
| :---: | :---: | :---: |
| F | Four clock period instr fetch |  |
| S | Six ctock period instr fetch |  |
| R | Memory read |  |
| 1 | 1/0 read |  |
| W | Memory write |  |
| 0 | J/O write |  |
| 8 | Bus adte |  |
| $X$ | Varrable or optıonal binary digit |  |
| DOD | Btnary digits identifying a destination register | $B=000, C=001, ~ D-010$ Memory $=110$ |
| SSS | Binary digits identifying a source register | $E=011, H=100, L-101 A=111$ |
| RP | Reguster Parr $\quad \mathrm{BC}=00, \mathrm{HL}=10$ |  |
| R | Register Par $\quad \mathrm{DE}=01, \mathrm{SP}=11$ |  |

*Five clock period instruction fetch with 8080A
${ }^{\dagger}$ The longer machine cycle sequence apphes regardless of condition evaluation with 8080A

- An extra READ cycle (R) will occur for this condtion with 8080A


## 8085A 8085A CPU INSTRUCTIONS IN OPERATION CODE SEQUENCE

| $\begin{aligned} & \text { OP } \\ & \text { CODE } \end{aligned}$ | MNEMONIC |  | $\begin{gathered} \text { OP } \\ \text { CODE } \end{gathered}$ | MNE | MONIC | $\begin{gathered} \text { OP } \\ \text { CODE } \end{gathered}$ | MNEM | ONIC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | NOP |  | 2 B | DCX | H | 56 | MOV | D.M |
| 01 | LXI | B,D16 | 2 C | INR | L | 57 | MOV | D, A |
| 02 | STAX | B | 20 | DCR | L | 58 | MOV | E, B |
| 03 | INX | B | 2 E | MVI | L,D8 | 59 | MOV | E,C |
| 04 | INR | B | 2 F | CMA |  | 5 A | MOV | E.D |
| 05 | DCR | B | 30 | SIM |  | 5 B | MOV | E, E |
| 06 | MVI | B, D8 | 31 | LXI | SP,D16 | 5 C | MOV | E,H |
| 07 | RLC |  | 32 | STA | Adr | 5D | MOV | E,L |
| 08 | - |  | 33 | INX | SP | 5 E | MOV | E, M |
| 09 | DAD | B | 34 | INR | M | 5 F | MOV | E.A |
| OA | LDAX | B | 35 | DCR | M | 60 | MOV | H,B |
| OB | DCX | B | 36 | MVI | M,D8 | $6 \uparrow$ | MOV | H,C |
| OC | INR | C | 37 | STC |  | 62 | MOV | H, D |
| OD | DCR | C | 38 | - |  | 63 | MOV | H,E |
| OE | MVI | C.D8 | 39 | DAD | SP | 64 | MOV | H, H |
| OF | RRC |  | 3 A | LDA | Adr | 65 | MOV | H,L |
| 10 | - |  | 38 | DCX | SP | 66 | MOV | H,M |
| 11 | LXI | D,D16 | 3 C | INR | A | 67 | MOV | H,A |
| 12 | STAX | D | 30 | DCR | A | 68 | MOV | L, B |
| 13 | INX | D | 3 E | MVI | A, D8 | 69 | MOV | L, C |
| 14 | INR | D | 3 F | CMC |  | 6 A | MOV | L, D |
| 15 | DCR | D | 40 | MOV | B, B | 6 B | MOV | L, E |
| 16 | MVI | D.D8 | 41 | MOV | B,C | 6 C | MOV | L, H |
| 17 | RAL |  | 42 | MOV | B, D | 6D | MOV | L, L |
| 18 | - |  | 43 | MOV | $B, E$ | 6 E | MOV | L, M |
| 19 | DAD | D | 44 | MOV | B, H | 6 F | MOV | L, A |
| 1 A | LDAX | D | 45 | MOV | B L | 70 | MOV | M, B |
| 1B | DCX | D | 46 | MOV | B, M | 71 | MOV | M,C |
| 1 C | INR | E | 47 | MOV | B, A | 72 | MOV | M, D |
| 1 D | DCR | E | 48 | MOV | C. 8 | 73 | MOV | M, E |
| 1 E | MVI | E.D8 | 49 | MOV | C.C | 74 | MOV | M, H |
| 1 F | RAR |  | 4 A | MOV | C, D | 75 | MOV | M, L |
| 20 | RIM |  | 4 B | MOV | C, E | 76 | HLT |  |
| 21 | LXI | H,D16 | 4 C | MOV | C. H | 77 | MOV | M, A |
| 22 | SHLD | Adr | 4D | MOV | C, L | 78 | MOV | A, B |
| 23 | INX | H | 4 E | MOV | C, M | 79 | MOV | A.C |
| 24 | INR | H | 4F | Mov | C. A | 7 A | MOV | A, D |
| 25 | DCR | H | 50 | MOV | D, B | 7 B | MOV | A, E |
| 26 | MVI | H,D8 | 51 | MOV | D, C | 7 C | MOV | A, H |
| 27 | DAA |  | 52 | MOV | D, D | 70 | MOV | A, L |
| 28 | - |  | 53 | MOV | D, E | 7 E | MOV | A.M |
| 29 | DAD | H | 54 | MOV | D, H | 7 F | MOV | A, A |
| 2 A | LHLD | Adr | 55 | MOV | D, L | 80 | ADD | B |

All mnemonics copyright Intel Corporation 1985

| 2 $\sum_{2}^{0}$ $\sum_{1}$ $\sum_{2}$ 2 |  <br>  |
| :---: | :---: |
| ¢ 8 |  |
| $\begin{aligned} & \frac{U}{2} \\ & \sum_{\mathbf{N}}^{0} \\ & \sum_{\Sigma}^{2} \end{aligned}$ |  <br>  |
| \％ |  |
| $\begin{aligned} & \text { U } \\ & \sum_{2}^{0} \\ & \sum_{\sum}^{0} \\ & \Sigma \end{aligned}$ |  |
| － |  |

[^0]
## 8085A

## 8085A INSTRUCTION SET SUMMARY BY FUNCTIONAL GROUPING

| Mnemonic | Description | Instruction Code (1) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 07 | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | Page |
| MOVE, LOAD, AND STORE |  |  |  |  |  |  |  |  |  |  |
| MOVr1-2 | Move register to register | 0 | 1 | 0 | 0 | 0 | S | 5 | S | 54 |
| MOV Mr | Move register to memory | 0 | 1 | 1 | 1 | 0 | \$ | S | S | 54 |
| MOV rM | Move memory to register | 0 | 1 | 0 | D | D | 1 | 1 | 0 | 54 |
| MVI r | Move immediate register | 0 | 0 | 0 | D | D | 1 | 1 | 0 | 54 |
| MVI M | Move immediate memory | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 54 |
| LXIB | Load immediate register Pair B \& C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 55 |
| LXID | Load immediate register Pair D \& E | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 55 |
| LXIH | Load immediate register Pair H\& L | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 55 |
| STAX B | Store A indrect | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 56 |
| STAX D | Store A indirect | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 56 |
| LDAX B | Load A mdirect | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 55 |
| LDAX D | Load $A$ indirect | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 55 |
| STA | Store A direct | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 55 |
| LDA | Load A direct | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 55 |
| SHLD | Store H \& L direct | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 55 |
| LHLD | Load H \& L direct | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 55 |
| XCHG | Exchange D \& E H \& L <br> Registers | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 56 |
| STACK OPS |  |  |  |  |  |  |  |  |  |  |
| PUSH B | Push register Pair B \& C on stack | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 515 |
| PUSH D | Push register Pair D \& E on stack | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 515 |
| PUSH H | Push register Pair H \& $L$ on stack | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 515 |
| PUSH PSW | Push A and Flags on stack | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 515 |
| POP B | Pop regıster Paır B \& C off stack | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 515 |
| POP 0 | Pop register Pair D \& E oft stack | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 515 |
| POPH | Pop register Pair H \& L off stack | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 515 |
| POP PSW | Pop A and Flags off stack | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 515 |
| XTHL | Exchange top of stack H\& L | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 516 |
| SPHL | H \& L to stack pointer | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 516 |
| LXISP | Load immediate stack pointer | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 55 |
| INX SP | Increment stack pounter | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 59 |
| BCK SP | Decrement stack pointer | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 53 |

All mnemonics copyright Intel Corporation 1985

| Mnemanic | Description | Instruction Code (1) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | Page |
| JUMP |  |  |  |  |  |  |  |  |  |  |
| JMP | Jump unconditional | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 513 |
| JC | Jump on carry | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 5.13 |
| JNC | Jump on no carry | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 513 |
| J2 | Jump on zero | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 5.13 |
| JNZ | Jump on no zero | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | $5 \cdot 13$ |
| JP | Jump on positive | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | $5 \cdot 13$ |
| JM | Jump on minus | 1 | 1 | 1 | 7 | 1 | 0 | 1 | 0 | $5 \cdot 13$ |
| JPE | Jump on parity even | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 5-13 |
| JPO | Jump on parity odd | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 5-13 |
| PCHL | H\& L to program counter | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 5.15 |
| CALL |  |  |  |  |  |  |  |  |  |  |
| CALL | Call unconditional | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 5.13 |
| CC | Call on carry | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 5.14 |
| CNC | Call on no carry | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 5.14 |
| CZ | Call on zero | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 5.14 |
| CNZ | Call on no zero | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 5-14 |
| CP | Call on positive | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 5-14 |
| CM | Catl on minus | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 514 |
| CPE | Call on parity even | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 5.14 |
| CPO | Call on parity odd | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 5-14 |
| RETURN |  |  |  |  |  |  |  |  |  |  |
| RET | Return | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 5.14 |
| RC | Return on carry | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 5.14 |
| RNC | Return an no carry | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 5.14 |
| RZ | Return on zero | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 5.14 |
| RNZ | Return on nozero | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 5.14 |
| RP | Return on positive | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 5-14 |
| RM | Return on minus | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 514 |
| RPE | Return on parity even | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 5.14 |
| RPO | Return on parity odd | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 5.14 |
| RESTART |  |  |  |  |  |  |  |  |  |  |
| RST | Restart | 1 | 1 | A | A | A | 1 | 1 | 1 | 5.14 |
| INPUT/OUTPUT |  |  |  |  |  |  |  |  |  |  |
| IN | Input | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 5.16 |
| OUT | Output | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | $5 \cdot 16$ |
| INCREMENT AND DECREMENT |  |  |  |  |  |  |  |  |  |  |
| INR r | Increment register | 0 | 0 | D | D | D | 1 | 0 | 0 | 5.8 |
| DCR r | Decrement regoster | 0 | 0 | D | 0 | D | 1 | 0 | 1 | 5.8 |
| \|NR M | Increment memory | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 5.8 |
| OCR M | Decrement memary | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 5.8 |
| INX B | Increment B \& C registers | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 5.9 |
| INX D | Increment D \& E registers | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 5.9 |
| INXH | Increment H \& L registers | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 5-9 |
| 0cx 8 | Decrement B \& C | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 5-9 |
| DCX 0 | Decrement O \& E | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 5-9 |
| OCXH | Decrement H \& L | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 5.9 |

All mnemonics copyright Intel Corporation 1985

| Mnement | Description | Instruction Code (1) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | Page |
| ADD |  |  |  |  |  |  |  |  |  |  |
| ADDr | Add register to $A$ | 1 | 0 | 0 | 0 | 0 | S | S | S | 56 |
| ADC r | Add register to $A$ with carry | 1 | 0 | 0 | 0 | 1 | S | S | S | 56 |
| ADD M | Add memory to $A$ | 1 | 0 | c | 0 | 0 | 1 | 1 | 0 | 56 |
| ADCM | Add nemory to $A$ with carry | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 57 |
| ADI | Add ammediate to A | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 56 |
| ACI | Add immediate to A with carry | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 57 |
| DAD B | Add B \& C to H\& L | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 59 |
| DAD D | Add D \& E to H \& L | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 59 |
| DADH | Add H \& L to H \& L | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 59 |
| DAD SP | Add stack pointer to H\&L | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 59 |
| SUBTRACT |  |  |  |  |  |  |  |  |  |  |
| SUBr | Subtract register from A | 1 | 0 | 0 | 1 | 0 | S | S | S | 57 |
| SBBr | Subtract register from A with borrow | 1 | 0 | 0 | 1 | 1 | S | S | S | 57 |
| SUB M | Subtract memory from A | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 57 |
| SBB M | Subtract memory from A with borrow | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 58 |
| SUI | Subtract immediate from A | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 57 |
| SBI | Subtract immediate from A with borrow | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 58 |
| LOGICAL |  |  |  |  |  |  |  |  |  |  |
| ANA ${ }^{\text {r }}$ | And register with $A$ | 1 | 0 | 1 | 0 | 0 | S | S | S | 59 |
| XRA r | Exclusive OR register with $A$ | 1 | 0 | 1 | 0 | 1 | S | S | S | 510 |
| ORA ${ }^{\text {r }}$ | OR register with A | 1 | 0 | 1 | 1 | 0 | S | S | S | 510 |
| CMPr | Compare register with $A$ | 1 | 0 | 1 | 1 | 1 | S | S | S | 511 |
| ANAM | And memory with $A$ | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 510 |
| XRAM | Exclusive $O R$ memory with A | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 510 |
| ORAM | OR memory with $A$ | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 511 |
| CMP M | Compare memory with $A$ | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 511 |
| ANI | And immediate with A | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 510 |
| XRI | Exclusive $O R$ mmediate with A | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 510 |
| 0 RI | OR immediate with $A$ | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 511 |
| CPI | Compare immediate w th A | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 511 |
| ROTATE |  |  |  |  |  |  |  |  |  |  |
| RLC | Rotate A left | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 511 |
| RRE | Rotate A right | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 512 |
| RAL | Rotate A left through carry | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 512 |
| RAA | Rotate A right through carry | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 512 |

All mnemonics copyright Intel Corporation 1985

| Mnemonic | Description | Instruction Code (1) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7 | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | Page |
| SPECIALS |  |  |  |  |  |  |  |  |  |  |
| CMA | Complement A | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 512 |
| STC | Set carry | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 512 |
| CMC | Complement carry | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 512 |
| DAA | Decimal adjust A | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 59 |
| CONTROL |  |  |  |  |  |  |  |  |  |  |
| El | Enable Interrupts | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 517 |
| DI | Disable Interrupt | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 517 |
| NOP | No operation | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 517 |
| HLT | Hatt | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 517 |
| NEW 8085A INSTRUCTIONS |  |  |  |  |  |  |  |  |  |  |
| RIM | Read Interrupt Mask | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 517 |
| SIM | Set Interrupt Mask | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 518 |

NOTES I DOS orSSS B 000 C 001 D 010, E011. H 100, L 101, Memory 110 A 111 2 Two possible cycle tumes ( $6 / 12$ ) indicate instruction cycles dependent on condition flags

All mnemonics copyright Intel Corporation 1985

When a register or data word contains a binary number, it is necessary to establish the order in which the bits of the number are written. In the Intel 8085A, BIT 0 is referred to as the Least Significant Bit (LSB), and BIT 7 (of an 8-bit number) is referred to as the Most Significant Bit (MSB).
An 8085A program instruction may be one, two or three bytes in length. Multiple-byte instructions must be stored in successive memory locations; the address of the first byte is always used as the address of the instruction. The exact instruction format will depend on the particular operation to be executed.

## REFERENCE H/ 8085 HARDWARE CHARACTERISTICS



8085A CPU FUNCTIONAL BLOCK DIAGRAM


8085A HARDWARE AND SOFT. WARE RST BRANCH LOCATIONS
. (comma) command ..... 38
; (semicolon) command ..... 36
8085 hardware characteristics ..... 141
8085 mnemonics ..... 119
addressing modes ..... 54
direct addressing ..... 55
immediate addressing ..... 55
register addressing ..... 57
register indirect addressing ..... 56
ASCII codes ..... 95-102
assembler commands ..... 25, 68
assembler pseudo ops ..... 77
assembler switches ..... 68
assembling a source program ..... 9, 25
assembly command ..... 25
assembly language ..... 1, 49
assembly language fields ..... 52
assembly listing ..... 9, 25, 27, 28
assembly tips ..... 30
breakpoints ..... 34
C command ..... 35
calculator (ZBUG) ..... 40
CALL 11, 12, 13
calling ROM subroutines ..... 64
changing memory ..... 22, 23
CHGET ..... 65
CONtinuation Error ..... 36, 38
CPI ..... 14
D command ..... 35
data ..... 12
DB (define byte) ..... 60, 61
DC (define string) ..... 60, 62
debugging programs ..... 10, 31, 39
display modes ..... 31, 72
half-symbolic mode ..... 33
numeric mode ..... 32
symbolic mode ..... 32
DS (define storage) ..... 60, 61
DW (define word) ..... 60, 61
END 12, 15, 58, ..... 59
entry conditions ..... 65
EQU ..... 59
error messages ..... 74-76
examination modes ..... 19. 71
ASCII mode ..... 20
byte mode ..... 20
mnemonic mode ..... 21
word mode ..... 20
examining memory addresses ..... 33
executing the program ..... 5, 34
exit conditions ..... 66
EXPression Error ..... 23
G command ..... 34
hexadecimal numbers ..... 2
I command ..... 41
inserting data ..... 60
JNZ ..... 14
K command ..... 33
labels ..... 52
LDA ..... 14
loading ZBGASM ..... 4, 5
logical operators ..... 45
machine code (8085) ..... 11
memory allocation ..... 28, 29
memory map
mnemonic ..... 12
MRM? ..... 28
MVI ..... 14
numbering system modes ..... 40, 72
input mode ..... 40, 41
output mode ..... 40
object code ..... 5, 9
OM Error ..... 27
opcodes ..... 11
operand ..... 11, 42, 54
operators ..... $12,13,42,43,54$
arithmetic ..... 43
logical ..... 45, 46
relational ..... 45
ORG ..... 13, 58
preserving register contents ..... 66
pseudo ops ..... 12, 58
Q command ..... 40
R command ..... 36
register flags ..... 36
registers ..... 36, 50
relational operators ..... 45
restoring register contents ..... 66
restricted memory locations ..... 28
ROM addresses ..... 65, 18
ROM subroutines ..... 63, 64, 79-94
saving programs
in RAM ..... 5. 25
on tape ..... 25
SET 59, 60
stepping through a program ..... 37
symbols ..... $12,59,60,72$
T command ..... 40
transferring blocks of memory ..... 38
U command ..... 38
writing a program ..... 50
$X$ command
Y command ..... 35
ZBUG commands ..... $18,31,40,58,69$
ZBUG debugger ..... 4

Cat. No. 26-3823

TRS-80®
Model 100 Portable Computer

## Debug/Assembler


[^0]:    D8＝constant，or logical／arithmetic expression that evaluates to an 8 －bit data quantity Adr $=16$－bit address

