Intel 4004 Instructions Set

| INSTRUCTION | MNEMONIC | BINARY EQUIVALENT1st byte <br> 2nd byte |  | MODIFIERS |
| :---: | :---: | :---: | :---: | :---: |
| No Operation | NOP | 00000000 | - | none |
| Jump Conditional | JCN | 0001CCCC | AAAAAAAA | condition, address |
| Fetch Immediate | FIM | 0010RRR0 | DDDDDDDD | register pair, data |
| Send Register Control | SRC | 0010RRR1 | - | register pair |
| Fetch Indirect | FIN | 0011RRR0 | - | register pair |
| Jump Indirect | JIN | 0011RRR1 | - | register pair |
| Jump Uncoditional | JUN | 0100AAAA | AAAAAAAA | address |
| Jump to Subroutine | JMS | 0101AAAA | AAAAAAAA | address |
| Increment | INC | 0110RRRR | - | register |
| Increment and Skip | ISZ | 0111RRRR | AAAAAAAA | register, address |
| Add | ADD | 1000RRRR | - | register |
| Subtract | SUB | 1001RRRR | - | register |
| Load | LD | 1010RRRR | - | register |
| Exchange | XCH | 1011RRRR | - | register |
| Branch Back and Load | BBL | 1100DDDD | - | data |
| Load Immediate | LDM | 1101DDDD | - | data |
| Write Main Memory | WRM | 11100000 | - | none |
| Write RAM Port | WMP | 11100001 | - | none |
| Write ROM Port | WRR | 11100010 | - | none |
| Write Status Char 0 | WR0 | 11100100 | - | none |
| Write Status Char 1 | WR1 | 11100101 | - | none |
| Write Status Char 2 | WR2 | 11100110 | - | none |
| Write Status Char 3 | WR3 | 11100111 | - | none |
| Subtract Main Memory | SBM | 11101000 | - | none |
| Read Main Memory | RDM | 11101001 | - | none |
| Read ROM Port | RDR | 11101010 | - | none |
| Add Main Memory | ADM | 11101011 | - | none |
| Read Status Char 0 | RD0 | 11101100 | - | none |
| Read Status Char 1 | RD1 | 11101101 | - | none |
| Read Status Char 2 | RD2 | 11101110 | - | none |
| Read Status Char 3 | RD3 | 11101111 | - | none |
| Clear Both | CLB | 11110000 | - | none |
| Clear Carry | CLC | 11110001 | - | none |
| Increment Accumulator | IAC | 11110010 | - | none |
| Complement Carry | CMC | 11110011 | - | none |
| Complement | CMA | 11110100 | - | none |
| Rotate Left | RAL | 11110101 | - | none |
| Rotate Right | RAR | 11110110 | - | none |
| Transfer Carry and Clear | TCC | 11110111 | - | none |
| Decrement Accumulator | DAC | 11111000 | - | none |
| Transfer Carry Subtract | TCS | 11111001 | - | none |
| Set Carry | STC | 11111010 | - | none |
| Decimal Adjust Accumulator | DAA | 11111011 | - | none |
| Keybord Process | KBP | 11111100 | - | none |
| Designate Command Line | DCL | 11111101 | - | none |

## Instuction Format

The MCS-4 micro computer set has two types of instuction
a) 1 word instruction with an 8 -bit code and an execution time of 10.8 usec .
b) 2 word instruction with an 16-bit code and an execution time of 21.6 usec.

Due to the time multiplexed operation of the system, the 8-bit instruction is fetched 4-bits at a time on two succesive clock periods.

The instruction formats are illustrated in Tables I and II.
Table I

ONE WORD INSTRUCTION

| D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | x | X | x | x | X | x | x |
| OPR OPA |  |  |  |  |  |  |  |
| OP CODE |  |  |  | MODIFIER |  |  |  |
| x | x | x | x | $\begin{gathered} \hline \text { INDI } \\ R \end{gathered}$ | $\overline{\mathrm{EGI}}$ | $\overline{\mathrm{RA}}$ | ESS |


| OR |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{x}$ $\mathbf{x}$ $\mathbf{x}$ $\mathbf{x}$ INDEX REGISTER PAIR   <br> R ADDRESS      <br> R R x     |  |


| $\mathbf{x}$ | $\mathbf{x}$ | $\mathbf{x}$ | $\mathbf{x}$ | $\mathbf{D}$ | $\mathbf{D}$ | $\mathbf{D}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table II
TWO WORD INSTRUCTIONS

## 1st INSTRUCTION CYCLE

2nd INSTRUCTION CYCLE

| D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| x | x | x | x | X | x | x | x |
| OPR OPA |  |  |  |  |  |  |  |
| OP CODE |  |  |  | MODIFIER |  |  |  |
| x | x | x | x | A3 | PER | RE | A3 |


| D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{x}$ | $\mathbf{x}$ | $\mathbf{x}$ | $\mathbf{x}$ | $\mathbf{x}$ | $\mathbf{x}$ | $\mathbf{x}$ | $\mathbf{x}$ |
| OPR |  |  |  |  |  |  |  |


| OP CODE |
| :--- |
| MODIFIER     <br> MIDDLE ADDRESS     <br> A2 A2 A2 A2 A1 |

OR

| MIDDLE ADDRESS |  |  |  | LOWER ADDRESS |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| A2 | A2 | A2 | A2 | A1 | A1 | A1 |  | A1 | An |
| :--- |


| $\mathbf{x}$ | $\mathbf{x}$ | $\mathbf{x}$ | $\mathbf{x}$ | INDEX REGISTER ADDRESS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{R}$ | $\mathbf{R}$ | $\mathbf{R}$ | $\mathbf{R}$ |  |  |

OR

| MIDDLE ADDRESS |  |  |  | LOWER ADDRESS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A2 | A2 | A2 | A2 | A1 | A1 | A1 | A1 |

OR

| $\mathbf{x}$ | $\mathbf{x}$ | $\mathbf{x}$ | $\mathbf{x}$ | INDEX REGISTER PAIR |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathbf{R}$ | ADDRESS <br> $\mathbf{R}$ |  |  |  |  |  |


| UPPER DATA |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| D2 | D2 | D2 | D2 | D1 | D1 |

## Symbols and Abbreviations

The following Symbols and abbreviations will be used thorughout the next few sections:

| ( ) | the content of |
| :--- | :--- |
| --> | is transferred to |
| ACC | Accumulator (4-bit) |
| CY | Carry/link Flip-Flop |
| ACBR | Accumulator Buffer Register (4-bit) |
| RRRR | Index register address |
| RRR | Index register pair address |
| PL | Low order program counter Field (4-bit) |
| PM | Middle order program counter Field (4-bit) |
| PH | High order program counter Field (4-bit) |
| ai | Order i content of the accumulator |
| CMi | Order i content of the command register |
| M | RAM main character location |

## Format for Describing Each Instruction

Each instruction will be described as follows:
(1) Mnemonic symbol and meaning
(2) OPR and OPA code
(3) Symbolic representation of the instruction
(4) Description of the instruction (if necessary)
(5) Example and/or exceptions (if necessary)

## One Word Machine Instruction

| Mnemonic: | NOP (No Operation) |
| :--- | :--- |
| OPR OPA: | O000 0000 |
| Symbolic: | Not applicable |
| Description: | No operation performed |


| Mnemonic: | LDM (Load data to Accumulator) |
| :--- | :--- |
| OPR OPA: | 1101 DDDD |
| Symbolic: | DDDD --> ACC |
| Description: | The 4 bits of data, DDDD stored in the OPA field of <br> insruction word are loaded into the accumulator. The <br> previous contents of the acummulator are lost. The <br> carry/link bit is unaffected. |


| Mnemonic: | LD (Load index register to Accumulator) |
| :--- | :--- |
| OPR OPA: | 1010 RRRR |
| Symbolic: | (RRRR) --> ACC |
| Description: | The 4 bit content of the designated index register (RRRR) is <br> loaded into accumulator. The previous contents of the <br> accumulator are lost. The 4 bit content of the index register <br> and the carry/link bit are unaffected. |


| Mnemonic: | XCH (Exchange index register and accumulator) |
| :--- | :--- |
| OPR OPA: | 1011 DDDD |
| Symbolic: | (ACC) --> ACBR, (RRRR) --> ACC, (ACBR) --> RRRR |
| Description: | The 4 bit content of designated index register is loaded into <br> the accumulator. The prior content of the accumulator is <br> loaded into the designed register. The carry/link bit is <br> unaffected. |


| Mnemonic: | ADD (Add index register to accumulator with carry) |
| :---: | :---: |
| OPR OPA: | 1000 RRRR |
| Symbolic: | (RRRR) + (ACC) + (CY) --> ACC, CY |
| Description: | The 4 bit content of the designated index register is added to the content of the accumulator with carry. The result is stored in the accumulator. The carry/link is set to 1 if a sum greater than 15 was generated to indicate a carry out; otherwise, the carry/link is set to 0 . The 4 bit content of the index register is unaffected. |
| Example: |  |



| Mnemonic: | SUB (Subtract index register from accumulator with borrow) |
| :---: | :---: |
| OPR OPA: | 1001 RRRR |
| Symbolic: | (ACC) + ~(RRRR) + (CY) --> ACC, CY |
| Description: | The 4 bit content of the designated index register is complemented (ones complement) and added to content of the accumulator with borrow and the result is stored in the accumulator. If a borrow is generated, the carry bit is set to 0 ; otherwise, it is set to 1 . The 4 bit content of the index register is unaffected. |
| Example: |  |


| Mnemonic: | INC (Increment index register) |
| :--- | :--- |
| OPR OPA: | 0110 RRRR |
| Symbolic: | (RRRR) +1 --> RRRR |
| Description: | The 4 bit content of the designated index register is <br> incremented by 1. The index register is set to zero in case of <br> overflow. The carry/link is unaffected. |


| Mnemonic: | BBL (Branch back and load data to the accumulator) |
| :--- | :--- |
| OPR OPA: | O110 RRRR |
| Symbolic: | (Stack) --> PL, PM, PH; DDDD --> ACC |
| Description: | The program counter (address stack) is pushed down one <br> level. Program control transfers to the next instruction <br> following the last jump to subroutine (JMS) instruction. The <br> 4 bits of data DDDD stored in the OPA portion of the <br> instruction are loaded to the accumulator. |
|  | BBL is used to return from subroutine to main program. |


| Mnemonic: | JIN (Jump indirect) |
| :--- | :--- |
| OPR OPA: | OO11 RRR1 |
| Symbolic: | (RRRO) --> PM <br> (RRR1) --> PL; PH unchanged |
| Description: | The 8 bit content of the designated index register pair is <br> loaded into the low order 8 positions of the program <br> counter. Program control is transferred to the instruction at <br> that address on the same page (same ROM) where the JIN <br> instruction is located. The 8 bit content of the index register <br> is unaffected. |
| EXCEPTIONS: | When JIN is located at the address (PH) 1111 1111 program <br> control is transferred to the next page in sequence and not <br> to the same page where the JIN instruction is located. That <br> is, the next address is (PH + 1) (RRRO) (RRR1) and not (PH) <br> (RRRO) (RRR1) |


| Mnemonic: | SRC (Send register control) |
| :--- | :--- |
| OPR OPA: | 0010 RRR1 |
|  |  |


| Symbolic: | (RRRO) --> DB (X2) <br> (RRR1) --> DB (X3) |
| :--- | :--- |
| Description: | The 8 bit content of the designated index register pair is <br> sent to the RAM address register at X2 and X3. A <br> subsequent read, write, or I/O operation of the RAM will <br> utilize this address. Specifically, the first 2 bits of the <br> address designatea RAM chip; the second 2 bits designate <br> 1 out of 4 registers within the chip; the last 4 bits designate <br> 1 out of 16 4-bit main memory characters within the register. |
|  | This command is also used to designate a ROM for a <br> subsequent ROM I/O port operation. The first 4 bits <br> designate the ROM chip number to be selected. The address <br> in ROM or RAM is not cleared until the next SRC instruction <br> is executed. The 8 bit content of the index register is <br> unaffected. |


| Mnemonic: | FIN (Fetch indirect from ROM) |
| :--- | :--- |
| OPR OPA: | O011 RRRO |
| Symbolic: | (PH) (0000) (0001) --> ROM address <br> $($ OPR) --> RRRO <br> $($ OPA) --> RRR1 |
| Description: | The 8 bit content of the 0 index register pair (0000) (0001) is <br> sent out as an address in the same page where the FIN <br> instruction is located. The 8 bit word at that location is <br> loaded into the designated index register pair. The program <br> counter is unaffected; after FIN has been executed the next <br> instruction in sequence will be addressed. The content of <br> the 0 index register pair is unaltered unless index register 0 <br> was designated. |
| EXCEPTIONS: |  |

## Two Word Machine Instruction

| Mnemonic: | JUN (Jump unconditional) |
| :--- | :--- |
| 1st word OPR OPA: | 0100 A3 A3 A3 A3 |
| 2nd word OPR <br> OPA: | A2 A2 A2 A2 AI AI AI AI |
| Symbolic: | Al AI AI AI --> PL, <br> A2 A2 A2 A2 --> PM, <br> A3 A3 A3 A3 --> PH |
| Description: | Program control is unconditionally transferred to the <br> instruction locater at the address A3 A3 A3 A3, A2 A2 <br> A2 A2, Al Al Al AI. |


| Mnemonic: | JMS (Jump to Subroutine) |
| :--- | :--- |
| 1st word OPR OPA: | 0101 A3 A3 A3 A3 |
| 2nd word OPR | A2 A2 A2 A2 A1 A1 A1 A1 |
| OPA: |  |\(\left|\begin{array}{ll|}\hline AI AI AI AI --> PL, <br>

A2 A2 A2 A2 --> PM, <br>

A3 A3 A3 A3 --> PH\end{array}\right|\)| The address of the next instruction in sequence |
| :--- |
| following JMS (return address) is saved in the push |
| down stack. Program control is transferred to the |
| instruction located at the 12 bit address |
| (A3A3A3A3A2A2A2A2A1A1A1A1). Execution of a |
| return instruction (BBL) will cause the saved address |
| to be pulled out of the stack, therefore, program |
| control is transferred to the next sequential instruction |
| after the last JMS. |


$\left.\begin{array}{|l|l|}\hline \text { Mnemonic: } & \text { JCN (Jump conditional) } \\ \hline \text { 1st word OPR OPA: } & \text { O001 C1C2C3C4 } \\ \hline \text { 2nd word OPR } & \text { A2 A2 A2 A2 A1 A1 A1 A1 } \\ \text { OPA: }\end{array}\left|\begin{array}{ll|}\hline \text { If C1C2C3C4 is true, A2A2A2A2 --> PM } \\ \text { A1A1A1A1 --> PL, PH unchanged } \\ \text { if C1C2C3C4 is false, } \\ \text { (PH) --> PH, (PM) --> PM, (PL + 2) --> PL }\end{array}\right| \begin{array}{ll|}\text { If the designated condition code is true, program } \\ \text { control is transferred to the instruction located at the 8 } \\ \text { bit address A2A2A2A2, A1A1A1A1 on the same page } \\ \text { (ROM) where JCN is located. } \\ \text { If the condition is not true the next instruction in } \\ \text { sequence after JCN is executed. } \\ \text { The condition bits are assigned as follows: } \\ \text { C1 = 0 Do not invert jump condition } \\ \text { C1 = 1 Invert jump condition } \\ \text { C2 = 1 Jump if the accumulator content is zero } \\ \text { C3 = 1 Jump if the carry/link content is 1 } \\ \text { C4 = 1 Jump if test signal (pin 10 on 4004) is zero. }\end{array}\right\}$

| Mnemonic: | ISZ (Increment index register skip if zero) |
| :---: | :---: |
| 1st word OPR OPA: | 0111 RRRR |
| 2nd word OPR OPA: | A2 A2 A2 A2 A1 A1 A1 A1 |
| Symbolic: | $\begin{aligned} & \text { (RRRR) + } 1 \text {--> RRRR, if result = } 0 \\ & \text { (PH) --> PH, (PM) --> PM, (PL + 2) --> PL: } \\ & \text { if result <> } 0 \text { (PH) --> PH, } \\ & \text { A2A2A2A2 --> PM, A1A1A1A1 --> PL } \end{aligned}$ |
| Description: | The content of the designated index register is incremented by 1. The accumulator and carry/link are |


|  | unaffected. If the result is zero, the next instruction <br> after ISZ is executed. If the result is different from 0, <br> program control is transferred to the instruction <br> located at the 8 bit address A2A2A2A2, A1A1A1A1 on <br> the same page (ROM) where the ISZ instruction is <br> located. |
| :--- | :--- |
| EXCEPTIONS: | lf ISZ is located on words 254 and 255 of a ROM page, <br> when ISZ is executed and the result is not zero, <br> program control is transferred to the 8-bit address <br> located on the next page in sequence and not on the <br> same page where ISZ is located. | | Mnemonic: | FIM (Fetched immediate from ROM) |
| :--- | :--- |
| 1st word OPR OPA: | 0010 RRR0 |
| 2nd word OPR | D2 D2 D2 D2 D1 D1 D1 D1 |
| OPA: | Symbolic: | | D2D2D2D2 --> RRR0, D1D1D1D1 --> RRR1 |
| :--- |
| Description: |

## Input/Output and RAM Instructions

(The RAM's and ROM's operated on in the I/O and RAM instructions have been previously selected by the last SRC instruction executed.)

| Mnemonic: | RDM (Read RAM character) |
| :--- | :--- |
| OPR OPA: | 11101001 |
| Symbolic: | (M) --> ACC |
| Description: | The content of the previously selected RAM main memory <br> character is transferred to the accumulator. The carry/linkis <br> unaffected. The 4-bit data in memory is unaffected. |


| Mnemonic: | RD0 (Read RAM status character 0) |
| :--- | :--- |
| OPR OPA: | 11101100 |
| Symbolic: | (MS0) --> ACC |
| Description: | The 4-bits of status character 0 for the previously selected <br> RAM register are transferred to the accumulator. The <br> carry/link and the status character are unaffected. |


| Mnemonic: | RD1 (Read RAM status character 1) |
| :--- | :--- |
| OPR OPA: | 11101101 |
| Symbolic: | (MS1) --> ACC |


| Mnemonic: | RD2 (Read RAM status character 2) |
| :--- | :--- |
| OPR OPA: | 11101110 |
| Symbolic: | (MS2) --> ACC |


| Mnemonic: | RD3 (Read RAM status character 3) |
| :--- | :--- |
| OPR OPA: | 11101111 |
| Symbolic: | (MS0) --> ACC |


| Mnemonic: | RDR (Read ROM port) |
| :--- | :--- |
| OPR OPA: | 11101010 |
| Symbolic: | (ROM input lines) --> ACC |
| Description: | The data present at the input lines of the previously <br> selected ROM chip is transferred to the accumulator. The <br> carry/link is unaffected. If the I/O option has both inputs and <br> outputs within the same 4 I/O lines, the user can choose to <br> have either "0" or "1" transferred to the accumulator for <br> those I/O pins coded as outputs, when an RDR instruction is <br> executed. |
| EXAMPLE: | Given a 4001 with I/O coded with 2 inputs and 2 outputs, |


when RDR is executed the transfer is as shown below:
13020110 (ACC)
$1 \times \mathrm{X} 0$--> 1 ( 1 or 0 ) $(1$ or 0$) 0$
Input Data User can choose

| Mnemonic: | WRM (Write accumulator into RAM character) |
| :--- | :--- |
| OPR OPA: | 11100000 |
| Symbolic: | (ACC) --> M |
| Description: | The accumulator content is written into the previously <br> selected RAM main memory character location. The <br> accumulator and carry/link are unaffected. |


| Mnemonic: | WRO (Write accumulator into RAM status character 0) |
| :--- | :--- |
| OPR OPA: | 11100100 |
| Symbolic: | (ACC) --> MS0 |
| Description: | The content of the accumulator is written into the RAM <br> status character 0 of the previously selected RAM register. <br> The accumulator and the carry/link are unaffected. |


| Mnemonic: | WR1 (Write accumulator into RAM status character 1) |
| :--- | :--- |
| OPR OPA: | 11100101 |
| Symbolic: | (ACC) --> MS1 |


| Mnemonic: | WR2 (Write accumulator into RAM status character 2) |
| :--- | :--- |
| OPR OPA: | 11100110 |
| Symbolic: | (ACC) --> MS2 |


| Mnemonic: | WR3 (Write accumulator into RAM status character 3) |
| :--- | :--- |
| OPR OPA: | 11100111 |
| Symbolic: | (ACC) --> MS3 |


| Mnemonic: | WRR (Write ROM port) |
| :--- | :--- |
| OPR OPA: | 1110 0010 |
| Symbolic: | (ACC) --> ROM output lines |
| Description: | The content of the accumulator is transferred to the ROM <br> output port of the previously selected ROM chip. The data is <br> available on the output pins until a new WRR is executed on <br> the same chip. The ACC content and carry/link are <br> unaffected. (The LSB bit of the accumulator appears on <br> l/OO, pin 16, of the 4001). No operation is performed on I/O <br> lines coded as inputs. |


| Mnemonic: | WMP (Write memory port) |
| :--- | :--- |
| OPR OPA: | 11100001 |
| Symbolic: | (ACC) --> RAM output register |
| Description: | The content of the accumulator is transferred to the RAM <br> output port of the previously selected RAM chip. The data is <br> available on the output pins until a new WMP is executed on <br> the same RAM chip. The content of the ACC and the <br> carry/link are unaffected. (The LSB bit of the accumultor <br> appears on O0, Pin 16, of the 4002.) |


| Mnemonic: | ADM (Add from memory with carry) |
| :--- | :--- |
| OPR OPA: | 11101011 |
| Symbolic: | (M) + (ACC) + (CY) --> ACC, CY |
| Description: | The content of the previously selected RAM main memory <br> character is added to the accumulator with carry. The RAM <br> character is unaffected. |


| Mnemonic: | SBM (Subtract from memory with borrow) |
| :--- | :--- |
| OPR OPA: | 11101000 |

## Accumulator Group Instructions

| Mnemonic: | CLB (Clear both) |
| :--- | :--- |
| OPR OPA: | 11110000 |
| Symbolic: | 0 --> ACC, 0 --> CY |
| Description: | Set accumulator and carry/link to 0. |


| Mnemonic: | CLC (Clear carry) |
| :--- | :--- |
| OPR OPA: | 11110001 |
| Symbolic: | 0 --> CY |
| Description: | Set carry/link to 0. |


| Mnemonic: | CMC (Complement carry) |
| :--- | :--- |
| OPR OPA: | 11110011 |
| Symbolic: | -(CY) --> CY |
| Description: | The carry/link content is complemented. |


| Mnemonic: | STC (Set carry) |
| :--- | :--- |
| OPR OPA: | 11111010 |
| Symbolic: | 1 --> CY |
| Description: | Set carry/link to a 1 |


| Mnemonic: | CMA (Complement Accumulator) |
| :--- | :--- |
| OPR OPA: | 11110100 |
| Symbolic: | -a3 $\sim \mathrm{a} 2 \sim \mathrm{a} 1 \sim \mathrm{a} 0$--> ACC |
| Description: | The content of the accumulator is complemented. The <br> carry/link is unaffected. |


| Mnemonic: | lAC (Increment accumulator) |
| :--- | :--- |
| OPR OPA: | 11110010 |
| Symbolic: | (ACC) +1 --> ACC |
| Description: | The content of the accumulator is incremented by 1. No <br> overflow sets the carry/link to 0; overflow sets the carry/link <br> to a 1. |


| Mnemonic: | DAC (decrement accumulator) |
| :---: | :---: |
| OPR OPA: | 11111000 |
| Symbolic: | (ACC) - 1 --> ACC |
| Description: | The content of the accumulator is decremented by 1. A borrow sets the carry/link to 0; no borrow sets the carry/link to a 1. |
| EXAMPLE: |  |


| Mnemonic: | RAL (Rotate left) |
| :--- | :--- |
| OPR OPA: | 11110101 |
| Symbolic: | C0 --> a0, $\mathbf{a}(\mathbf{i})-->~ a(i+1), ~ a 3 ~-->C Y$ |
| Description: | The content of the accumulator and carry/link are rotated |

$\square$

| Mnemonic: | RAR (Rotate right) |
| :--- | :--- |
| OPR OPA: | 11110110 |
| Symbolic: | a0 --> CY, a(i) --> a(i-1), C0 -->a3 |
| Description: | The content of the accumulator and carry/link are rotated <br> right. |


| Mnemonic: | TCC (Transmit carry and clear) |
| :--- | :--- |
| OPR OPA: | 11110111 |
| Symbolic: | 0 --> ACC, (CY) --> a0, 0 --> CY |
| Description: | The accumulator is cleared. The least significant position of <br> the accumulator is set to the value of the carry/link. <br> The carry/link is set to 0. |


| Mnemonic: | DAA (Decimal adjust accumulator) |
| :--- | :--- |
| OPR OPA: | 11111011 |
| Symbolic: | (ACC) + (0000 or 0110) --> ACC |
| Description: | The accumulator is incremented by 6 if either the carry/link <br> is 1 or if the accumulator content is greater than 9. <br> The carry/link is set to a 1 if the result generates a carry, <br> otherwise it is unaffected. |


| Mnemonic: | TCS (Transfer carry subtract) |
| :--- | :--- |
| OPR OPA: | 11111001 |
| Symbolic: | $1001 ~-->~ A C C ~ i f ~(C Y) ~$ <br> $1010 ~$ <br> $101>$ <br> $0-->~ A C C ~ i f ~(C Y) ~$ |
| Description: | The accumulator is set to 9 if the carry/link is 0. <br> The accumulator is set to 10 if the carry/link is a 1. <br> The carry/link is set to 0. |



| Mnemonic: | DCL (Designate command line) |
| :--- | :--- |
| OPR OPA: | 11111101 |
| Symbolic: | a0 --> CM0, a1 --> CM1, a2 --> CM2 |
| Description: | The content of the three least significant accumulator bits is <br> transferred to the comand control register within the CPU. |

This instruction provides RAM bank selection when multiple RAM banks are used.(If no DCL instruction is sent out, RAM Bank number zero is automatically selected after application of at lease one RESET). DCL remains latched until it is changed.

The selection is made according to the following truth table. (ACC) CM-RAMi Enabled
X000 CM-RAMO Bank 0
X001 CM-RAM1 Bank 1
X010 CM-RAM2 Bank 2
X100 CM-RAM3 Bank 3

X011 CM-RAM1, CM-RAM1 Bank 4
X101 CM-RAM1, CM-RAM3 Bank 5
X110 CM-RAM2, CM-RAM3 Bank 6
X111 CM-RAM1, CM-RAM2, CM-RAM3 Bank 7

