## Am9016

## 16,384 x 1 Dynamic R/W Random Access Memory

## DISTINCTIVE CHARACTERISTICS

- High density $16 \mathrm{k} \times 1$ organization
- Direct replacement for MK4116
- Low maximum power dissipation 462 mW active, 20 mW standby
- High speed operation -150 ns access, 320 ns cycle
- $\pm 10 \%$ tolerance on standard $+12,+5,-5$ voltages
- TTL compatible interface signals
- Three-state output
- RAS only, RMW and Page mode clocking options
- 128 cycle refreshing
- Unlatched data output
- Standard 16 -pin, .3 inch wide dual in-line package
- Double poly N-channel silicon gate MOS technology
- 1C0\% MIL-STD-883 reliability assurance testing


## general description

The Am9016 is a high speed, 16k-bit, dynamic, read/write random access memory. It is organized as 16,384 words by 1 bit per word and is packaged in a standard 16-pin DIP. The basic memory element is a single transistor cell that stores charge on a small capacitor. This mechanism requires periodic refreshing of the memory cells to maintain stored information. All input signals, including the two clocks, are TTL compatible. The Row Address Strobe ( $\overline{\mathrm{RAS}}$ ) loads the row address and the Column Address Strobe ( $\overline{\mathrm{CAS}}$ ) loads the column address. The row and column address signals share 7 input lines. Active cycles are initiated when RAS goes low, and standby mode is entered when $\overline{R A S}$ goes high. In addition to normal read and write cycles, other types of operations are available to improve versatility, performance, and power dissipation.
The three-state output buffer turns on when the column access time has elapsed and turns off after $\overline{\mathrm{CAS}}$ goes high. Input and output data are the same polarity.


ORDERING INFORMATION

| Ambient <br> Temperature | Package <br> Type | Access Time |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 250ns | 200ns | 150ns |  |
| $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$ |  | AM9016CDC | AM9016DDC | AM9016EDC | AM9016FDC |
|  | Molded DIP | AM9016CPC | AM9016DPC | AM9016EPC | AM9016FPC |



MAXIMUM RATINGS beyond which useful life may be impaired

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Ambient Temperature Under Bias | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Voltage on Any Pin Relative to VBB | -0.5 V to +20 V |
| VDD and VCC Supply Voltages with Respect to VSS | -1.0 V to +15.0 V |
| VBB - VSS (VDD - VSS $>0 \mathrm{~V})$ | 0 V |
| Power Dissipation | 1.0 W |
| Short Circuit Output Current | 50 mA |

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulation of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling, and use in order to avoid exposure to excessive voltages.

## OPERATING RANGE

| Ambient Temperature | VDD | VCC | VSS | VBB |
| :---: | :---: | :---: | :---: | :---: |
| $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$ $+12 \mathrm{~V} \pm 10 \%$ $+5 \mathrm{~V} \pm 10 \%$ 0 |  |  |  |  |

ELECTRICAL CHARACTERISTICS over operating range (Notes 1, 11)
Am9016X

| Parameters | Description |  |  | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage |  |  | $1 \mathrm{OH}=-5.0 \mathrm{~mA}$ | 2.4 |  | VCC | Volts |
| VOL | Output LOW Voltage |  |  | $1 \mathrm{OL}=4.2 \mathrm{~mA}$ | VSS |  | 0.40 | Volts |
| VIH | Input HIGH Voltage for Address, Data in |  |  |  | 2.4 |  | 7.0 | Volts |
| VIHC | Input HIGH Voltage for $\overline{\mathrm{CAS}}, \overline{\mathrm{RAS}}, \overline{\text { WE }}$ |  |  |  | 2.7 |  | 7.0 | Volts |
| VIL | Input LOW Voltage |  |  |  | -1.0 |  | 0.80 | Volts |
| IIX | Input Load Current |  |  | $\mathrm{VSS} \leqslant \mathrm{VI} \leqslant 7 \mathrm{~V}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| IOZ | Output Leakage Current |  |  | VSS $\leqslant$ VO $\leqslant$ VCC, Output OFF | -10 |  | 10 | $\mu \mathrm{A}$ |
| ICC | VCC Supply Current |  |  | Output OFF (Note 4) | -10 |  | 10 | $\mu \mathrm{A}$ |
| IBB | VBB Supply Current, Average |  |  | Standby, $\overline{\mathrm{RAS}} \geqslant \mathrm{VIHC}$ |  |  | 100 |  |
|  |  |  |  | Operating, Minimum Cycle Time |  |  | 200 | A |
| IDD | VDD Supply Current, Average | Operating | IDD1 | $\overline{\mathrm{RAS}}$ Cycling, $\overline{\mathrm{CAS}}$ Cycling, Minimum Cycle Times |  |  | 35 |  |
|  |  | Page Mode | IDD4 | $\overline{\mathrm{RAS}} \leqslant \mathrm{VIL}, \overline{\mathrm{CAS}}$ Cycling, Minimum Cycle Times |  |  | 27 | mA |
|  |  | $\overline{\text { RAS Only }}$ Refresh | IDD3 | $\overline{\text { RAS }}$ Cycling, $\overline{\mathrm{CAS}} \geqslant \mathrm{VIHC}$, Minimum Cycle Times |  |  | 27 |  |
|  |  | Standby | IDD2 | $\overline{\mathrm{RAS}} \geqslant \mathrm{VIHC}$ |  |  | 1.5 |  |
| Cl | Input Capacitance | $\overline{\text { RAS }}$, $\overline{\mathrm{CAS}}$, |  | Inputs at $\mathrm{OV}, \mathrm{f}=1 \mathrm{MHz}$, Nominal Supply Voltages |  |  | 10 |  |
|  |  | Address, D |  |  |  |  | 5.0 | pF |
| CO | Output Capacitance |  |  | Output OFF |  |  | 7.0 |  |

SWITCHING CHARACTERISTICS over operating range (Notes 2, 3, 5, 10)

|  |  | Am9016C |  | Am9016D |  | Am9016E |  | Am9016F |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Min | Max | Min | Max | Min | Max | Min | Max |  |
| tAR | $\overline{\mathrm{RAS}}$ LOW to Column Address Hold Time | 200 |  | 160 |  | 120 |  | 95 |  | ns |
| tASC | Column Address Set-up Time | -10 |  | -10 |  | -10 |  | -10 |  | ns |
| tASR | Row Address Set-up Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tCAC | Access Time from $\overline{\mathrm{CAS}}$ (Note 6) |  | 185 |  | 165 |  | 135 |  | 100 | ns |
| tCAH | $\overline{\mathrm{CAS}}$ LOW to Column Address Hold Time | 85 |  | 75 |  | 55 |  | 45 |  | ns |
| tCAS | $\overline{\mathrm{CAS}}$ Pulse Width | 185 | 10,000 | 165 | 10,000 | 135 | 10,000 | 100 | 10,000 | ns |
| tCP | Page Mode $\overline{\mathrm{CAS}}$ Precharge Time | 100 |  | 100 |  | 80 |  | 60 |  | ns |
| tCRP | $\overline{\mathrm{CAS}}$ to $\overline{\mathrm{RAS}}$ Precharge Time | -20 |  | $-20$ |  | -20 |  | -20 |  | ns |
| tCSH | $\overline{\text { CAS }}$ Hold Time | 300 |  | 250 |  | 200 |  | 150 |  | ns |
| tCWD | $\overline{\mathrm{CAS}}$ LOW to WE LOW Delay (Note 9) | 145 |  | 125 |  | 95 |  | 70 |  | ns |
| tCWL | $\overline{\text { WE }}$ LOW to $\overline{\text { CAS }}$ HIGH Set-up Time | 100 |  | 85 |  | 70 |  | 50 |  | ns |
| tDH | $\overline{\mathrm{CAS}}$ LOW or $\overline{W E}$ LOW to Data In Valid Hold Time (Note 7) | 85 |  | 75 |  | 55 |  | 45 |  | ns |
| tDHR | $\overline{\text { RAS }}$ LOW to Data In Valid Hold Time | 200 |  | 160 |  | 120 |  | 95 |  | ns |
| tDS | Data In Stable to $\overline{\mathrm{CAS}}$ LOW or WE LOW Set-up Time (Note 7) | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tOFF | $\overline{\text { CAS }}$ HIGH to Output OFF Delay | 0 | 60 | 0 | 60 | 0 | 50 | 0 | 40 | ns |
| tPC | Page Mode Cycle Time | 295 |  | 275 |  | 225 |  | 170 |  | ns |
| tRAC | Access Time from $\overline{\mathrm{RAS}}$ (Note 6) |  | 300 |  | 250 |  | 200 |  | 150 | ns |
| tRAH | RAS LOW to Row Address Hold Time | 45 |  | 35 |  | 25 |  | 20 |  | ns |
| tRAS | $\overline{\mathrm{RAS}}$ Pulse Width | 300 | 10,000 | 250 | 10,000 | 200 | 10,000 | 150 | 10,000 | ns |
| tRC | Random Read or Write Cycle Time | 460 |  | 410 |  | 375 |  | 320 |  | ns |
| tRCD | $\overline{\mathrm{RAS}}$ LOW to $\overline{\mathrm{CAS}}$ LCW Delay (Note 6) | 35 | 115 | 35 | 85 | 25 | 65 | 20 | 50 | ns |
| tRCH | Read Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tRCS | Read Set-up Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tREF | Refresh Interval |  | 2 |  | 2 |  | 2 |  | 2 | ms |
| tRMW | Read Modify Write Cycle Time | 600 |  | 500 |  | 405 |  | 320 |  | ns |
| tRP | RAS Precharge Time | 150 |  | 150 |  | 120 |  | 100 |  | ns |
| tRSH | $\overline{\text { CAS }}$ LOW to $\overline{\mathrm{RAS}}$ HIGH Delay | 185 |  | 165 |  | 135 |  | 100 |  | ns |
| tRWC | Read/Write Cycle Time | 525 |  | 425 |  | 375 |  | 320 |  | ns |
| tRWD | $\overline{\mathrm{RAS}}$ LOW to $\overline{\mathrm{WE}}$ LOW Delay (Note 9) | 260 |  | 210 |  | 160 |  | 120 |  | ns |
| tRWL | WE LOW to RAS HIGH Set-up Time | 100 |  | 85 |  | 70 |  | 50 |  | ns |
| t $T$ | Transition Time | 3 | 50 | 3 | 50 | 3 | 50 | 3 | 35 | ns |
| tWCH | Write Hold Time | 85 |  | 75 |  | 55 |  | 45 |  | ns |
| tWCR | $\overline{\text { RAS }}$ LOW to Write Hold Time | 200 |  | 160 |  | 120 |  | 95 |  | ns |
| tWCS | $\overline{\mathrm{WE}}$ LOW to $\overline{\mathrm{CAS}}$ LOW Set-up Time (Note 9) | -20 |  | -20 |  | -20 |  | -20 |  | ns |
| tWP | Write Pulse Width | 85 |  | 75 |  | 55 |  | 45 |  | ns |

## VOTES

1. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$, nominal supply voltages and nominal processing parameters.
2. Signal transition times are assumed to be 5 ns . Transition times are measured between specified high and low logic levels.
3. Timing reference levels for both input and output signals are the specified worst-case logic levels.
4. VCC is used in the output buffer only. ICC will therefore depend only on leakage current and output loading. When the output is ON and at a logic high level, VCC is connected to the Data Out pin through an equivalent resistance of approximately $135 \Omega$. In standby mode VCC may be reduced to zero without affecting stored data or refresh operations
5. Output loading is two standard TTL loads plus 100 pF capacitance.
6. Both $\overline{\text { RAS }}$ and $\overline{\text { CAS }}$ must be low to read data. Access timing will depend on the relative positions of their falling edges. When tRCD is less than the maximum value shown, access time depends on $\overline{R A S}$ and TRAC governs. When tRCD is more than the maximum value shown access time depends on $\overline{C A S}$ and tCAC governs. The
maximum value listed for tRCD is shown for reference purposes only and does not restrict operation of the part.
7. Timing reference points for data input set-up and hold times will depend on what type of write cycle is being performed and will be the later falling edge of $\overline{C A S}$ or $\overline{W E}$.
8. At least eight initialization cycles that exercise $\overline{\operatorname{RAS}}$ should be performed after power-up and before valid operations are begun.
9. The tWCS, tRWD and tCWD parameters are shown for reference purposes only and do not restrict the operating flexibility of the part. When the falling edge of $\overline{W E}$ follows the falling edge of $\overline{\mathrm{CAS}}$ by at most tWCS, the data output buffer will remain off for the whole cycle and an "early write" cycle is defined. When the falling edge of $\overline{W E}$ follows the falling edges of $\overline{\text { RAS }}$ and $\overline{\text { CAS }}$ by at least tRWD and tCWD respectively, the Data Out from the addressed cell will be valid at the access time and a "read/write" cycle is defined. The falling edge of WE may also occur at intermediate positions, but the condition and validity of the Data Out signal will not be known.
10. Switching characteristics are listed in alphabetical order.
11. All voltages referenced to VSS.

Am9016 (Commercial)


## SWITCHING WAVEFORMS (Cont.)

$\overline{\text { RAS }}$ ONLY REFRESH CYCLE


PAGE MODE CYCLE


MOS-196

## APPLICATION INFORMATION

The Am9016 electrical connections are such that if power is applied with the device installed upside down it will be permanently damaged. Precautions should be taken to avoid this mishap.

## OPERATING CYCLES

Random read operations from any location hold the $\overline{W E}$ line high and follow this sequence of events:

1) The row address is applied to the address inputs and $\overline{\text { RAS }}$ is switched low.
2) After the row address hold time has elapsed, the column address is applied to the address inputs and CAS is switched low.
3) Following the access time, the output will turn on and valid read data will be present. The data will remain valid as long as CAS is low.
4) $\overline{\mathrm{CAS}}$ and $\overline{\mathrm{RAS}}$ are then switched high to end the operation. A new cycle cannot begin until the precharge period has elapsed.

Random write operations follow the same sequence of events, except that the $\overline{W E}$ line is low for some portion of the cycle. If the data to be written is available early in the cycle, it will usually be convenient to simply have $\overline{W E}$ low for the whole write operation.

Sequential Read and Write operations at the same location can be designed to save time because re-addressing is not necessary. A read/write cycle holds $\overline{W E}$ highuntil a valid read is established and then strobes new data in with the falling edge of $\overline{W E}$.

After the power is first applied to the device, the internal circuit requires execution of at least eight initialization cycles which exercise $\overline{\mathrm{RAS}}$ before valid memory accesses are begun.

## ADDRESSING

14 address bits are required to select one location out of the 16,384 cells in the memory. Two groups of 7 bits each are multiplexed onto the 7 address lines and latched into the internal address registers. Two negative-going external clocks are used to control the multiplexing. The Row Address Strobe ( $\overline{\mathrm{RAS}}$ ) enters the row address bits and the Column Address Strobe ( $\overline{\mathrm{CAS}}$ ) enters the column address bits.

When $\overline{\mathrm{RAS}}$ is inactive, the memory enters its low power standby mode. Once the row address has been latched, it need not be changed for successive operations within the same row, allowing high-speed page-mode operations.

Page-mode operations first establish the row address and then maintain $\overline{\mathrm{RAS}}$ low while $\overline{\mathrm{CAS}}$ is repetitively cycled and designated operations are performed. Any column address within the selected row may be accessed in any sequence. The maximum time that $\overline{\mathrm{RAS}}$ can remain low is the factor limiting the number of page-mode operations that can be performed.

Multiplexed addressing does not introduce extra delays in the access path. By inserting the row address first and the column address second, the memory takes advantage of the fact that the delay path through the memory is shorter for column addresses. The column address does not propagate through the cell matrix as the row address does and it can therefore arrive somewhat later than the row address without impacting the access time.

## REFRESH

The Am9016 is a dynamic memory and each cell must be refreshed at least once every refresh interval in order to maintain the cell contents. Any operation that accesses a row serves to refresh all 128 cells in the row. Thus the refresh requirement is met by accessing all 128 rows at least once every refresh interval. This may be accomplished, in some applications, in the course of performing normal operations. Alternatively, special refresh operations may be initiated. These special operations could be simply additional conventional accesses or they could be " $\overline{R A S}$-only" cycles. Since only the rows need to be addressed, $\overline{\mathrm{CAS}}$ may be held high while RAS is cycled and the appropriate row addresses are input. Power required for refreshing is minimized and simplified control circuitry will often be possible.

## DATA INPUT/OUTPUT

Data is written into a selected cell by the combination of $\overline{\text { WE }}$ and $\overline{\mathrm{CAS}}$ while $\overline{\mathrm{RAS}}$ is low. The later negative transition of $\overline{\mathrm{WE}}$ or $\overline{C A S}$ strobes the data into the internal register. In a write cycle, if the $\overline{W E}$ input is brought low prior to $\overline{\mathrm{CAS}}$, the data is strobed by CAS, and the set-up and hold times are referenced to $\overline{\text { CAS }}$. If the cycle is a read/write cycle then the data set-up and hold times are referenced to the negative edge of $\overline{W E}$.

In the read cycle the data is read by maintaining $\overline{W E}$ in the high state throughout the portion of the memory cycle in which $\overline{\mathrm{CAS}}$ is low. The selected valid data will appear at the output within the specified access time.

## DATA OUTPUT CONTROL

Any time $\overline{\mathrm{CAS}}$ is high the data output will be off. The output contains either one or zero during read cycle after the access time has elapsed. Data remains valid from the access time until CAS is returned to the high state. The output data is the same polarity as the input data.

The user can control the output state during write operations by controlling the placement of the $\overline{W E}$ signal. In the "early write" cycle (see note 9) the output is at a high impedance state throughout the entire cycle.

## POWER CONSIDERATIONS

$\overline{\text { RAS }}$ and/or $\overline{\text { CAS }}$ can be decoded and used as a chip select signal for the Am9016 but overall system power is minimized if $\overline{\mathrm{RAS}}$ is used for this purpose. The devices which do not receive $\overline{\text { RAS }}$ will be in low power standby mode regardless of the state of CAS.

At all times the Absolute Maximum Rating Conditions must be observed. During power supply sequencing VBB should never be more positive than VSS when power is applied to VDD.
2


Typical Refresh Current IDD3 Versus VDD


Typical Standby Current IDD2 Versus Case Temperature


## TYPICAL CHARACTERISTICS

Typical Access Time (Normalized) tRAC Versus VBB


Typical Operating Current IDD1 Versus VDD


Typical Page Mode Current IDD4 Versus VDD


Typical Refresh Current IDD3 Versus Case Temperature


Typical Access Time (Normalized) tRAC Versus VCC


Typical Standby Current IDD2 Versus VDD


Typical Operating Current IDD1 Versus Case Temperature


Typical Page Mode Current IDD4 Versus Case Temperature


## TYPICAL CHARACTERISTICS (Cont.)

Input Voltage Levels Versus VDD


Input Voltages Levels Versus VBB


Input Voltage Levels
Versus VDD


Input Voltage Levels
Versus Case Temperature


Input Voltage Levels
Versus VBB


TYPICAL CURRENT WAVEFORMS


## Y-Address Lines




DIE SIZE 0.106" $\times$ 0.205"

