

# MEMORY COMPONENTS

## 16,384 x 1-BIT DYNAMIC RAM MK4116-53 (N)

### FEATURES

PRELIMINARY


- Recognized industry standard 16-pin configuration from Mostek
- □ 200 ns access time, 375 ns cycle
- Low power: #62 mW active, 20 mW standby (max)
- Output data controlled by CAS and unlatched at end of cycle to allow two dimensional chip selection and extended page boundary

### DESCRIPTION

The MK4116 is a new generation MOS dynamic random access memory circuit organized as 16,384 words by 1 bit. As a state-of-the-art MOS memory device, the MK4116 (16K RAM) incorporates advanced circuit techniques designed to provide wide operating margins, both internally and to the system user, while achieving performance levels in speed and power previously seen only in Mostek's high performance MK4027 (4K RAM).

The technology used to fabricate the MK4116 is Mostek's double-poly, N-channel silicon gate, POLY II<sup>TM</sup> process. This process, coupled with the use of a single transistor dynamic storage cell, provides the maximum possible circuit density and reliability, while maintaining high performance capability. The use of dynamic circuitry throughout,


### FUNCTIONAL DIAGRAM



- Common I/O capability using "early write" operation
- □ Read-Modify-Write, RAS-only refresh and Page-mode capability
- □ All inputs TTL compatible, low capacitance, and protected against static charge
- □ 128 refresh cycles

including sense amplifiers, assures that power dissipation is minimized without any sacrifice in speed or operating margin. These factors combine to make the MK4116 a truly superior RAM product.

Multiplexed address inputs (a feature pioneered by Mostek for its 4K RAMs) permits the MK4116 to be packaged in a standard 16-pin DIP. This recognized industry standard package configuration, while compatible with widely available automated testing and insertion equipment, provides highest possible system bit densities and simplifies system upgrade from 4K to 16K RAMs for new generation applications. Non critical clock timing requirements allow use of the multiplexing technique while maintaining high performance:



### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on any pin relative to V <sub>BB</sub>	0.5 V to +20 V
Voltage on V <sub>DD</sub> , V <sub>CC</sub> supplies relative to V <sub>SS</sub>	–1.0 V to +15.0 V
$V_{BB} - V_{SS} (V_{DD} - V_{SS} > 0 V) \dots$	0 V
Operating Temperature, T <sub>A</sub> (Ambient)	0°C to +55°C
Storage Temperature (Ambient) (Ceramic)	65°C to +150°C
Storage Temperature (Ambient) (Plastic)	–55°C to +125°C
Short Circuit Output Circuit	
Power Dissipation	1 Watt

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **RECOMMENDED DC OPERATING CONDITIONS**

 $(0^{\circ}C \le T_{A} \le 55^{\circ}C)$ 

SYM	PARAMETER	MIN	ТҮР	MAX	UNITS	NOTES
V <sub>DD</sub> V <sub>CC</sub> V <sub>SS</sub> V <sub>BB</sub>	Supply Voltage	10.8 4.5 0 -4.5	12.0 5.0 0 -5.0	13.2 5.5 0 -5.7	V V V V	1 1,2 1 1
V <sub>IHC</sub>	Input High (Logic 1) Voltage, RAS, CAS, WRITE	2.4		7.0	v	1
V <sub>IH</sub>	Input High (Logic 1) Voltage, all inputs except RAS, CAS, WRITE	2.2	_	7.0	V	1
V <sub>IL</sub>	Input Low (Logic 0) Voltage, all inputs	-1.0	-	0.8	V	1

### DC ELECTRICAL CHARACTERISTICS

 $0^{\circ}C \le T_{A} \le 55^{\circ}C$ ) (V<sub>DD</sub> = 12.0 V ± 10%; V<sub>CC</sub> = 5.0 V ± 10%; V<sub>BB</sub> = -5.0 V ± 10%; V<sub>SS</sub> = 0 V)

SYM	PARAMETER	MIN	MAX	UNITS	NOTES
I <sub>DD1</sub> I <sub>CC1</sub> I <sub>BB1</sub>	OPERATING CURRENT Average power supply operating current (RAS, CAS cycling; t <sub>RC</sub> = 375 ns)		35 200	mA μA	3 4
I <sub>DD2</sub> I <sub>CC2</sub> I <sub>BB2</sub>	STANDBY CURRENT Power supply standby current ( $\overline{RAS} = V_{IHC'}$ , D <sub>OUT</sub> = High Impedance)	-10	1.5 10 100	mA μA μA	
I <sub>DD3</sub> I <sub>CC3</sub> I <sub>BB3</sub>	REFRESH CURRENT Average power supply current, refresh mode (RAS cycling, CAS = $V_{IHC}$ ; $t_{RC}$ = 375 ns	-10	27 10 200	mA μA μA	3
I <sub>I(∟)</sub>	INPUT LEAKAGE Input leakage current, any input $(V_{BB} = -5 V, 0 V \le V_{IN} \le +7.0 V$ , all other pins not under test = 0 volts)	-10	10	μΑ	
I <sub>O(L)</sub>	OUTPUT LEAKAGE Output leakage current (D <sub>OUT</sub> is disabled, 0 V $\leq$ V <sub>OUT</sub> $\leq$ +5.5 V)	-10	10	μΑ	
V <sub>OH</sub> V <sub>OL</sub>	OUTPUT LEVELS Output high (Logic 1) voltage (I <sub>OUT</sub> = -5 mA) Output low (Logic 0) voltage (I <sub>OUT</sub> = 4.2 mA)	2.4	0.4	v v	3

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS 5,6,7

(0°C  $\leq$  T\_A  $\leq$  55°C) (V\_{DD} = 12.0 V  $\pm$  10%; V\_{CC} = 5.0 V  $\pm$  10%, V\_{SS} = 0 V, V\_B = –5.0 V  $\pm$  10%)

SYM	PARAMETER	MK4116-53**			
		MIN	MAX	UNITS	NOTES
t <sub>RC</sub>	Random read or write cycle time	375		ns	17
t <sub>RWC</sub>	Read-write cycle time	375		ns	17
t <sub>RMW</sub>	Read Modify Write	405		ns	
t <sub>RAC</sub>	Access time from RAS		200	ns	8,10
t <sub>CAC</sub>	Access time from CAS		135	ns	9,10
t <sub>OFF</sub>	Output buffer turn-off delay	0	50	ns	11
t <sub>T</sub>	Transition time (rise and fall)	3	50	ns	7
t <sub>RP</sub>	RAS precharge time	120		ns	
t <sub>RAS</sub>	RAS pulse width	200	10000	ns	
t <sub>RSH</sub>	RAS hold time	135		ns	· ·· · · · · · · · · · · · · · · · · ·
t <sub>CAS</sub>	CAS pulse width	135	10000	ns	
t <sub>CSH</sub>	CAS hold time	200		ns	
t <sub>RCD</sub>	RAS to CAS delay time	25	65	ns	12
t <sub>CRP</sub>	CAS to RAS precharge time	-20		ns	
t <sub>ASR</sub>	Row Address set-up time	0		ns	
t <sub>RAH</sub>	Row Address hold time	25		ns	
t <sub>ASC</sub>	Column Address set-up time	-10		ns	
t <sub>CAH</sub>	Column Address hold time	55		ns	
t <sub>AR</sub>	Column Address hold time referenced to RAS	120		ns	· · · · · · · · · · · · · · · · · · ·
t <sub>RCS</sub>	Read command set-up time	0		ns	
t <sub>RCH</sub>	Read command hold time	0		ns	
t <sub>WCH</sub>	Write command hold time	55		ns	
t <sub>WCR</sub>	Write command hold time referenced to RAS	120		ns	
t <sub>WP</sub>	Write command pulse width	55		ns	
t <sub>RWL</sub>	Write command to RAS lead time	70		ns	
t <sub>CWL</sub>	Write command to CAS lead time	70		ns	
t <sub>DS</sub>	Date-in set-up time	0		ns	13
t <sub>DH</sub>	Date-in hold time	55		ns	13

<sup>\*\*</sup>This device can be operated at an ambient temperature of 70°C if the refresh interval is changed to 128 refresh cycles every 1.1 ms.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (5,6,7)

(0°C  $\leq$  T\_A  $\leq$  55°C) (V\_{DD} = 12.0 V  $\pm$  10%; V\_{CC} = 5.0 V  $\pm$  10%, V\_{SS} = 0 V, V\_BB = -5.0 V  $\pm$  10%)

SYM	PARAMETER	MK4116-53**			
		MIN	MAX	UNITS	NOTES
t <sub>DHR</sub>	Date-in hold time referenced to RAS	120		ns	
t <sub>REF</sub>	Refresh Period		2	ms	
twcs	WRITE command set-up time	-20		ns	14
t <sub>CWD</sub>	CAS to WRITE delay	80		ns	14
t <sub>RWD</sub>	RAS to WRITE delay	145		ns	14

#### NOTES:

- 1. All voltages referenced to VSS.
- 2. Output voltage will swing from V<sub>SS</sub> to V<sub>CC</sub> when activated with no current loading. For purposes of maintaining data in standby mode, V<sub>CC</sub> may be reduced to V<sub>SS</sub> without affecting refresh operations or data retention. However, the V<sub>OH</sub> min specification is not guaranteed in this mode.
- 3. I<sub>DD1</sub> and I<sub>DD3</sub> depend on cycle rate. The maximum specified current values are for  $t_{RC}$  = 375 ns. I<sub>DD</sub> limit at other cycle rates are determined by the following equations:

I<sub>DD1</sub> (max) [MA] = 10 + 10.25 x cycle rate [MHz]

I<sub>DD3</sub> (max) [MA] = 10 + 7 x cycle rate [MHz]

- I<sub>CC1</sub> depends upon output loading. During readout of high level data V<sub>CC</sub> is connected through a low impedance (135 typ) to data out. At all other times I<sub>CC</sub> consists of leakage currents only.
- Eight cycles are required after power-up or prolonged periods (greater than 2 ms) of RAS inactivity before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- 6. AC measurements assume  $t_T = 5$  ns.
- 7.  $V_{IHC}(\text{min})$  or  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of
- input signals. Also, transition times are measured between V<sub>IHC</sub> or V<sub>IH</sub> and V<sub>IL</sub>. 8. Assumes that t<sub>RCD</sub>  $\leq$  t<sub>RCD</sub> (max). If t<sub>RCD</sub> is greater than the maximum recommended value shown in this table, t<sub>RCD</sub> exceeds the value shown.

- 9. Assumes that  $t_{RCD} \ge t_{RCD}$  (max).
- 10. Measured with a load equivalent to 2 TTL loads and 100pF.
- 11. t\_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 12. Operation within the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in delayed write or read-modify-write cycles.
- 14. twCS, tcWD and tRWD are restrictive operating parameters in read-write and read-modify-write cycles only. If twCS  $\ge$  twCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tcWD  $\ge$  tcWD (min) and tRWD  $\ge$  tRWD (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- 15. Effective capacitance calculated from the equation C =  $\underline{I\Delta t}$  with  $\Delta V=3$  volts and power supplies at nominal levels.  $\Delta V$
- 16. CAS =  $V_{IHC}$  to disable  $D_{OUT}$ .
- 17. The specifications for t<sub>RC</sub> (min) and t<sub>RWC</sub> (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C  $\leq$ T<sub>A</sub>  $\leq$ 55°C) is assured.

#### AC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \le T_A \le 55^{\circ}C) (V_{DD} = 12.0 \text{ V} \pm 10\%, V_{SS} = 0\text{V}; V_{BB} = -5.0 \text{ V} \pm 10\%)$ 

SYM	PARAMETER	ТҮР	MAX	UNITS	NOTES
C <sub>I1</sub>	Input Capacitance (A <sub>0</sub> -A <sub>6</sub> ), D <sub>IN</sub>	4	5	pF	15
C <sub>I2</sub>	Input Capacitance RAS, CAS, WRITE	8	10	pF	15
co	Output Capacitance (D <sub>OUT</sub> )	5	7	pF	15,16

#### **DESCRIPTION (Continued)**

System oriented features include direct interfacing capability with high performance logic families such as Schottky TTL, maximum input noise immunity to minimize "false triggering" of the inputs (a common cause of soft errors), on-chip address and data registers which eliminate the need for interface registers, and two chip select methods to allow the user to determine the appropriate

speed/power characteristics of this memory system. The MK4116 also incorporates several flexible timing/ operating modes. In addition to the usual read, write, and read-modify-write cycles, the MK4116 is capable of delayed write cycles, and RAS-only refresh. Proper control of the clock inputs (RAS, CAS and WRITE) allows common I/O capability, and two dimensional chip selection.