

# TOSHIBA MOS MEMORY PRODUCTS

65,536 WORD × 1 BIT DYNAMIC RAM  
N-CHANNEL SILICON GATE MOS

TMM4164AP-12, TMM4164AP-15  
TMM4164AP-20

## DESCRIPTION

The TMM4164AP is the high speed, low power dynamic RAM organized 65,536 words by 1 bit, it is successor to the industry standard TMM4164P.

The TMM4164AP utilizes TOSHIBA's double poly N-channel Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user.


## FEATURES

- 65,536 words by 1 bit organization
- Fast access time and cycle time

DEVICE	t <sub>TRAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>
✓TMM4164AP-12	120 ns	60 ns	220 ns
✓TMM4164AP-15	150 ns	75 ns	260 ns
✓TMM4164AP-20	200 ns	100 ns	330 ns

- Single power supply of 5V ± 10% with a built-in V<sub>BB</sub> generator
- Low power; 275mW operating (MAX.)  
22mW standby (MAX.)

## PIN CONNECTION (TOP VIEW)



## PIN NAMES


A <sub>0</sub> ~ A <sub>7</sub>	Address Inputs
CAS	Column Address Strobe
D <sub>IN</sub>	Data In
NC	No - Connection
D <sub>OUT</sub>	Data Out
RAS	Row Address Strobe
WRITE	Read/Write Input
V <sub>CC</sub>	Power (+5V)
V <sub>SS</sub>	Ground

Multiplexed address inputs permit the TMM4164AP to be packaged in a standard 16 pin plastic DIP. This package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment.

System oriented features include single power supply of 5V ± 10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

- Industry standard 16 pin plastic DIP
- Output unlatched at cycle end allows two-dimensional chip selection
- Common I/O capability using "EARLY WRITE" operation
- Read-Modify-Write,  $\overline{\text{RAS}}$ -only refresh and Page Mode capability
- All inputs and output TTL compatible
- 128 refresh cycles/2ms

## BLOCK DIAGRAM



# TMM4164AP-12, TMM4164AP-15 TMM4164AP-20

## ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTES
Input and Output Voltage	$V_{IN}, V_{OUT}$	-1 ~ 7	V	1
Power Supply Voltage	$V_{CC}$	-1 ~ 7	V	1
Operating Temperature	$T_{OPR}$	0 ~ 70	°C	1
Storage Temperature	$T_{STG}$	-55 ~ 150	°C	1
Soldering Temperature - Time	$T_{SOLDER}$	260 - 10	°C - sec	1
Power Dissipation	$P_D$	600	mW	1
Short Circuit Output Current	$I_{OUT}$	50	mA	1

## RECOMMENDED DC OPERATING CONDITIONS ( $T_a = 0 \sim 70^\circ\text{C}$ )

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS	NOTES
$V_{CC}$	Supply Voltage	4.5	5.0	5.5	V	2
$V_{IH}$	Input High Voltage	2.4	—	6.5	V	2
$V_{IL}$	Input Low Voltage	-1.0	—	0.8	V	2

## DC ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ , $T_a = 0 \sim 70^\circ\text{C}$ )

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS	NOTES
$I_{CC1}$	OPERATING CURRENT Average Power Supply Operating Current (RAS, CAS Cycling: $t_{RC} = t_{RC \text{ MIN.}}$ )	—	—	50	mA	3, 4
$I_{CC2}$	STANDBY CURRENT Power Supply Standby Current (RAS = $V_{IH}$ , $D_{OUT} = \text{High Impedance}$ )	—	—	4	mA	
$I_{CC3}$	REFRESH CURRENT Average Power Supply Current, Refresh Mode (RAS Cycling, CAS = $V_{IH}$ : $t_{RC} = t_{RC \text{ MIN.}}$ )	—	—	40	mA	3
$I_{CC4}$	PAGE MODE CURRENT Average Power Supply Current, Page Mode (RAS = $V_{IL}$ , CAS Cycling: $t_{PC} = t_{PC \text{ MIN.}}$ )	—	—	40	mA	3, 4
$I_I (L)$	INPUT LEAKAGE CURRENT Input Leakage Current, any Input ( $0V \leq V_{IN} \leq 6.5V$ , All Other Pins Not Under Test = 0V)	-10	—	10	$\mu\text{A}$	
$I_O (L)$	OUTPUT LEAKAGE CURRENT ( $D_{OUT}$ is disabled, $0V \leq V_{OUT} \leq +5.5V$ )	-10	—	10	$\mu\text{A}$	
$V_{OH}$	OUTPUT LEVEL Output "H" Level Voltage ( $I_{OUT} = -5\text{mA}$ )	2.4	—		V	
$V_{OL}$	OUTPUT LEVEL Output "L" Level Voltage ( $I_{OUT} = 4.2\text{mA}$ )	—	—	0.4	V	

# TMM4164AP-12, TMM4164AP-15 TMM4164AP-20

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(V<sub>CC</sub> = 5V ± 10%, T<sub>a</sub> = 0 ~ 70°C) (Notes 5, 6, 7)

SYMBOL	PARAMETER	TMM4164AP-12		TMM4164AP-15		TMM4164AP-20		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t <sub>RC</sub>	Random Read or Write Cycle Time	220	—	260	—	330	—	ns	
t <sub>RWC</sub>	Read-Write Cycle Time	240	—	285	—	350	—	ns	
t <sub>RMW</sub>	Read-Modify-Write Cycle Time	260	—	310	—	390	—	ns	
t <sub>PC</sub>	Page Mode Cycle Time	120	—	145	—	190	—	ns	
t <sub>RAC</sub>	Access Time from $\overline{\text{RAS}}$	—	120	—	150	—	200	ns	8, 10
t <sub>CAC</sub>	Access Time from $\overline{\text{CAS}}$	—	60	—	75	—	100	ns	9, 10
t <sub>OFF</sub>	Output Buffer Turn-Off Delay	0	35	0	40	0	50	ns	11
t <sub>T</sub>	Transition Time (Rise and Fall)	3	35	3	35	3	50	ns	6
t <sub>RP</sub>	$\overline{\text{RAS}}$ Precharge Time	90	—	100	—	120	—	ns	
t <sub>RAS</sub>	$\overline{\text{RAS}}$ Pulse Width	120	10,000	150	10,000	200	10,000	ns	
t <sub>RSH</sub>	$\overline{\text{RAS}}$ Hold Time	60	—	75	—	100	—	ns	
t <sub>CSH</sub>	$\overline{\text{CAS}}$ Hold Time	120	—	150	—	200	—	ns	
t <sub>CAS</sub>	$\overline{\text{CAS}}$ Pulse Width	60	10,000	75	10,000	100	10,000	ns	
t <sub>RCD</sub>	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	25	60	25	75	30	100	ns	12
t <sub>CRP</sub>	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	0	—	0	—	0	—	ns	
t <sub>ASR</sub>	Row Address Set-Up Time	0	—	0	—	0	—	ns	
t <sub>RAH</sub>	Row Address Hold Time	15	—	15	—	20	—	ns	
t <sub>ASC</sub>	Column Address Set-Up Time	0	—	0	—	0	—	ns	
t <sub>CAH</sub>	Column Address Hold Time	35	—	45	—	55	—	ns	
t <sub>AR</sub>	Column Address Hold Time Referenced to $\overline{\text{RAS}}$	95	—	120	—	155	—	ns	
t <sub>RCS</sub>	Read Command Set-Up Time	0	—	0	—	0	—	ns	
t <sub>RCH</sub>	Read Command Hold Time	0	—	0	—	0	—	ns	
t <sub>WCH</sub>	Write Command Hold Time	35	—	45	—	55	—	ns	
t <sub>WCR</sub>	Write Command Hold Time Referenced to $\overline{\text{RAS}}$	95	—	120	—	155	—	ns	
t <sub>WP</sub>	Write Command Pulse Width	35	—	45	—	55	—	ns	
t <sub>RWL</sub>	Write Command to $\overline{\text{RAS}}$ Lead Time	35	—	45	—	55	—	ns	
t <sub>CWL</sub>	Write Command to $\overline{\text{CAS}}$ Lead Time	35	—	45	—	55	—	ns	
t <sub>DS</sub>	Data-In Set-Up Time	0	—	0	—	0	—	ns	13
t <sub>DH</sub>	Data-In Hold Time	35	—	45	—	55	—	ns	13
t <sub>DHR</sub>	Data-In Hold Time Referenced to $\overline{\text{RAS}}$	95	—	120	—	155	—	ns	
t <sub>CP</sub>	$\overline{\text{CAS}}$ Precharge Time (for Page Mode Cycle Only)	50	—	60	—	80	—	ns	
t <sub>REF</sub>	Refresh Period	—	2	—	2	—	2	ms	
t <sub>WCS</sub>	Write Command Set-Up Time	-10	—	-10	—	-10	—	ns	14
t <sub>CWD</sub>	$\overline{\text{CAS}}$ to $\overline{\text{WRITE}}$ Delay	40	—	50	—	60	—	ns	14
t <sub>RWD</sub>	$\overline{\text{RAS}}$ to $\overline{\text{WRITE}}$ Delay	100	—	125	—	160	—	ns	14


# TMM4164AP-12, TMM4164AP-15 TMM4164AP-20

## TIMING WAVEFORMS

### • READ CYCLE



### • WRITE CYCLE (EARLY WRITE)




▨ Don't Care


▨ Don't Care

# TMM4164AP-12, TMM4164AP-15 TMM4164AP-20

## • READ-WRITE/READ-MODIFY-WRITE CYCLE




## • "RAS-ONLY" REFRESH CYCLE




Note:  $\overline{CAS} = V_{IH}$ ,  $\overline{WRITE} = \text{Don't Care}$ ,  $A_7 = \text{Don't Care}$  Don't Care

# TMM4164AP-12, TMM4164AP-15 TMM4164AP-20

## ● PAGE MODE READ CYCLE



## ● PAGE MODE WRITE CYCLE



# TMM4164AP-12, TMM4164AP-15 TMM4164AP-20

## CAPACITANCE

( $V_{CC} = 5V \pm 10\%$ ,  $f = 1\text{MHz}$ ,  $T_a = 0 \sim 70^\circ\text{C}$ ) ✓

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS
$C_{I1}$	Input Capacitance ( $A_0 \sim A_7, D_{IN}$ )	—	4	5	pF
$C_{I2}$	Input Capacitance (RAS, CAS, WRITE)	—	8	10	pF
$C_O$	Output Capacitance ( $D_{OUT}$ )	—	5	7	pF

## NOTES:

- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- All voltages are referenced to  $V_{SS}$ .
- $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$  depend on cycle rate.
- $I_{CC1}$ ,  $I_{CC4}$  depend on output loading. Specified values are obtained with the output open.
- An initial pause of  $200\mu\text{s}$  is required after power-up followed by any 8 RAS cycles before proper device operation is achieved.
- AC measurements assume  $t_T = 5\text{ns}$ .
- $V_{IH}$  (min.) and  $V_{IL}$  (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- Assumes that  $t_{RCD} \leq t_{RCD}(\text{max.})$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
- Assumes that  $t_{RCD} \geq t_{RCD}(\text{max.})$ .
- Measured with a load equivalent to 2 TTL loads and  $100\text{pF}$ .
- $t_{OFF}(\text{max.})$  defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- Operation within the  $t_{RCD}(\text{max.})$  limit insures that  $t_{RAC}(\text{max.})$  can be met.  $t_{RCD}(\text{max.})$  is specified as a reference point only: If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max.})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
- These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in early write cycles and to  $\overline{\text{WRITE}}$  leading edge in read-write or read-modify-write cycles.
- $t_{WCS}$ ,  $t_{CWD}$  and  $t_{RWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\text{min.})$ , the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle:  
If  $t_{CWD} \geq t_{CWD}(\text{min.})$  and  $t_{RWD} \geq t_{RWD}(\text{min.})$ , the cycle is a read-write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

## APPLICATION INFORMATION

### ADDRESSING

The 16 address bits required to decode 1 of the 65,536 cell locations within the TMM4164AP are multiplexed onto the 8 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks.

The first clock, the Row Address Strobe ( $\overline{\text{RAS}}$ ), latches the 8 row address bits into the chip. The second clock, the Column Address Strobe ( $\overline{\text{CAS}}$ ), subsequently latches the 8 column address bits into the chip. Each of these signals,  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$ , triggers a sequence of events which are controlled by different

delayed internal clocks.

The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the  $\overline{\text{CAS}}$  clock sequence are inhibited until the occurrence of a delayed signal derived from the  $\overline{\text{RAS}}$  clock chain. This "gated  $\overline{\text{CAS}}$ " feature allows the  $\overline{\text{CAS}}$  clock to be externally activated as soon as the Row Address Hold Time specification ( $t_{RAH}$ ) has been satisfied and the address inputs have been changed from Row address to Column address information.

# TMM4164AP-12, TMM4164AP-15 TMM4164AP-20

## DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of  $\overline{\text{WRITE}}$  and  $\overline{\text{CAS}}$  while  $\overline{\text{RAS}}$  is active. The later of the signals ( $\overline{\text{WRITE}}$  or  $\overline{\text{CAS}}$ ) to make its negative transition is the strobe for the Data In ( $D_{\text{IN}}$ ) register. This permits several options in the write cycle timing. In a write cycle, if the  $\overline{\text{WRITE}}$  input is brought low (active) prior to  $\overline{\text{CAS}}$ , the  $D_{\text{IN}}$  is strobed by  $\overline{\text{CAS}}$  and the set-up and hold times are referenced to  $\overline{\text{CAS}}$ . If the input data is not available at  $\overline{\text{CAS}}$  time or if it is desired that the cycle be a read-write cycle, the  $\overline{\text{WRITE}}$  signal will be delayed until after  $\overline{\text{CAS}}$  has made its negative transition. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of  $\overline{\text{WRITE}}$  rather than  $\overline{\text{CAS}}$ . (To illustrate this feature,  $D_{\text{IN}}$  is referenced to  $\overline{\text{WRITE}}$  in the timing diagrams depicting the read-write and page mode write cycles while the "early write" cycle diagram shows  $D_{\text{IN}}$  referenced to  $\overline{\text{CAS}}$ ).

Data is retrieved from the memory in a read cycle by maintaining  $\overline{\text{WRITE}}$  in the inactive or high state throughout the portion of the memory cycle in which  $\overline{\text{CAS}}$  is active (low). Data read from the selected cell will be available at the output within the specified access time.

## DATA OUTPUT CONTROL

The normal condition of the Data Output ( $D_{\text{OUT}}$ ) of the TMM4164AP is the high impedance (open circuit) state.

That is to say, anytime  $\overline{\text{CAS}}$  is at a high level, the  $D_{\text{OUT}}$  pin will be floating. The only time the output will turn on and contain either a logic 0 or logic 1 is at access time during a read cycle.  $D_{\text{OUT}}$  will remain valid from access time until  $\overline{\text{CAS}}$  is taken back to the inactive (high level) condition.


## PAGE MODE

The "Page-Mode" feature of the TMM4164AP allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by strobing the row address into the chip and maintaining the  $\overline{\text{RAS}}$  signal at a logic 0 throughout all successive memory cycles in which the row address is common. This "Page-Mode" of operation will not dissipate the power associated with the negative going edge of  $\overline{\text{RAS}}$ . Also, the time required for strobing in a new row address is eliminated, thereby decreasing the access and cycle times.

## REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 128 row address ( $A_0 \sim A_6$ ) within each 2 millisecond time interval. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with "RAS-only" cycles,  $\overline{\text{RAS}}$  only refresh results in a substantial reduction in operating power. This reduction in power is reflected in the  $I_{\text{CC3}}$  specification.

## OUTLINE DRAWINGS



Note: Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect to No. 1 and No. 16 leads. All dimensions are in millimeters.

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

© Aug., 1985 Toshiba Corporation