IBM Synchronous Data Link Control (SDLC) Communications Adapter

Contents

| Description 1 | |
|---|---|
| 8273 SDLC Protocol Controller | |
| 8255A-5 Programmable Peripheral Interface | |
| 8253-5 Programmable Interval Timer | 4 |
| Programming Considerations | |
| Initializing the Adapter (Typical Sequence) | |
| 8253-5 Programmable Interval Timer | |
| Address and Interrupt Information | |
| Interface | |
| Specifications | |
| Logic Diagrams | |


Description

The IBM Synchronous Data Link Control (SDLC) Communications Adapter provides communications support to the system in a half-duplex synchronous mode. The adapter receives address, data, and control signals from the system board through the internal bus. Electronic Industries Association (EIA) drivers and receivers connect to an RS232-C standard 25-pin, D-shell, male connector.

The adapter is programmed by communications software to operate in a half-duplex mode. Maximum transmission rate is 9600 bits per second, as generated by the attached modem or other data communications equipment.

The SDLC adapter uses an Intel 8273 SDLC Protocol Controller and an Intel 8255A-5 Programmable Peripheral Interface (PPI) for an expanded external modem interface. An Intel 8253 Programmable Interval Timer (PIT) generates timing and interrupt signals. Internal test-loop capability is provided for diagnostic purposes.

The following figure is a block diagram of the IBM SDLC Communications Adapter.



SDLC Communications Adapter Block Diagram

8273 SDLC Protocol Controller

The 8273 SDLC Protocol Controller has three operations—transmission, reception, and port read—with each operation consisting of three phases:

Command: Commands and/or requirements for the operation are issued by the system unit's microprocessor.


Execution: Executes the command, manages the data link, and may transfer data to or from memory using direct memory access (DMA), and thus freeing the system unit's microprocessor except for minimal interruptions.


Result: Shows the effect of the command by returning the interrupt results.


Support of these phases is through the internal registers and control blocks of the controller.

8255A-5 Programmable Peripheral Interface

The 8255A-5 PPI has three 8-bit ports—A, B, and C. Descriptions of each bit of these ports follow.







8253-5 Programmable Interval Timer

The 8253-5 PIT is driven by a microprocessor clock signal that is divided by 2. The PIT's three counters provide the following output:

Counter 0 Programmed to generate a square-wave signal that is used as an input to timer 2. Also connected to port C, bit 5 of the PIT.

Counter 1 Connected to PPI port A, bit 7, and interrupt-level 4.

Counter 2 Connected to PPI port A, bit 6, and interrupt-level 4.

Programming Considerations

Initializing the Adapter (Typical Sequence)

Before the 8273 SDLC Protocol Controller is started, the support devices on the adapter must be set to the correct modes of operation.

Setup of the 8255A-5 Programmable Peripheral Interface is accomplished by selecting the mode set address for the PPI and by writing the appropriate control word to hex 98 to set ports A, B, and C to the modes described previously in this section.

Next, a bit pattern sent to port C disallows interrupts, sets wrap mode on, and gates the external clock pins (address is hex 382, data is hex 0D). The adapter is now isolated from the communications interface.

The controller reset line is brought high through bit 4 of port B. held, then dropped. This action resets the internal registers of the controller.

8253-5 Programmable Interval Timer

The PIT's counters 1 and 2 terminal-count values are set to values that will provide the desired time delay before a level-4 interrupt is generated. These interrupts may be used to indicate to the communication programs that a predetermined amount of time has elapsed without a result interrupt (interrupt-level 3). The terminal-count values for these counters are set for any time delay the programmer requires. Counter 0 also is set to mode 3 (generates square-wave signal used to drive counter 2 input).

The counter modes are set up by selecting the address for the PIT's counter-mode register and by writing the control word for each individual counter to the device separately.

When the support devices are set to the correct modes and the 8273 SDLC Protocol Controller is reset, it is ready to be set up for the operating mode that defines the communications environment in which it will be used.

Address and Interrupt Information

The following tables provide address and interrupt information for the SDLC adapter.

| Hex Code | Device | Register Name | Function |
|----------|--------|---------------------|------------------------------|
| 380 | 8255 | Port A Data | Internal/External Sensing |
| 381 | 8255 | Port B Data | External Modem Interface |
| 382 | 8255 | Port C Data | Internal Control |
| 383 | 8255 | Mode Set | 8255 Mode Initialization |
| 384 | 8253 | Counter 0 LSB | Square Wave Generator |
| 384 | 8253 | Counter 0 MSB | Square Wave Generator |
| 385 | 8253 | Counter 1 LSB | Inactivity Time-Outs |
| 385 | 8253 | Counter 1 MSB | Inactivity Time-Outs |
| 386 | 8253 | Counter 2 LSB | Inactivity Time-Outs |
| 386 | 8253 | Counter 2 MSB | Inactivity Time-Outs |
| 387 | 8253 | Mode Register | 8253 Mode Set |
| 388 | 8273 | Command/Status | Out = Command In = Status |
| 389 | 8273 | Parameter/Result | Out = Parameter In = Status |
| 38A | 8273 | Transmit INT Status | DMA/INT |
| 38B | 8273 | Receive INT Status | DMA/INT |
| 38C | 8273 | Data | DPC (Direct Program Control) |


SDLC Communications Adapter Device Addresses

| Interrupt Level 3 | Transmit/Receive Interrupt |
|--------------------|----------------------------|
| Interrupt Level 4 | Timer 1 Interrupt |
| | Timer 2 Interrupt |
| | Clear to Send Changed |
| | Data Set Ready Changed |
| DMA Level 1 is use | d for Transmit and Receive |

Interrupt Information


Interface

The SDLC Communications Adapter conforms to interface signal levels standardized by the Electronic Industries Association (EIA) RS232-C Standard. These levels are shown in the following figure.



Additional lines used but not standardized by the EIA are pins 11, 18, and 25. These lines are designated as 'select standby,' 'test,' and 'test indicate,' respectively. 'Select standby' supports the switched network backup facility of a modem that has this option. 'Test' and 'test indicate' support a modem-wrap function for modems that are designed for business-machine controlled modem-wraps. Two jumpers on the adapter (P1 and P2) connect 'test' and 'test indicate' to the interface.


Specifications



^{*}Not standardized by EIA (Electronic Industries Association).


Logic Diagrams


The following pages contain the logic diagrams for the IBM Synchronous Data Link Control (SDLC) Adapter.



SDLC Communications Adapter (Sheet 1 of 2)

12 SDLC Communications Adapter





14 SDLC Communications Adapter